| Electronic Components Datasheet Search |
|
AM1806 Datasheet(PDF) 224 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
AM1806 Datasheet(HTML) 224 Page - Texas Instruments |
|
224 / 245 page ![]() GP [ ] asinput n m 2 1 GP [ ] asinput n m GPn m [ ] asoutput 4 3 2 1 AM1806 SPRS658F – FEBRUARY 2010 – REVISED MARCH 2014 www.ti.com 6.28.2 GPIO Peripheral Input/Output Electrical Data/Timing Table 6-112. Timing Requirements for GPIO Inputs(1) (see Figure 6-76) 1.3V, 1.2V, 1.1V, 1.0V NO. UNIT MIN MAX 1 tw(GPIH) Pulse duration, GPn[m] as input high 2C(1) (2) ns 2 tw(GPIL) Pulse duration, GPn[m] as input low 2C(1) (2) ns (1) The pulse width given is sufficient to generate a CPU interrupt or an EDMA event. However, if a user wants to have the device recognize the GPIx changes through software polling of the GPIO register, the GPIx duration must be extended to allow the device enough time to access the GPIO register through the internal bus. (2) C=SYSCLK4 period in ns. Table 6-113. Switching Characteristics Over Recommended Operating Conditions for GPIO Outputs (see Figure 6-76) 1.3V, 1.2V, 1.1V, 1.0V NO. PARAMETER UNIT MIN MAX 3 tw(GPOH) Pulse duration, GPn[m] as output high 2C(1) (2) ns 4 tw(GPOL) Pulse duration, GPn[m] as output low 2C(1) (2) ns (1) This parameter value should not be used as a maximum performance specification. Actual performance of back-to-back accesses of the GPIO is dependent upon internal bus activity. (2) C=SYSCLK4 period in ns. Figure 6-76. GPIO Port Timing 6.28.3 GPIO Peripheral External Interrupts Electrical Data/Timing Table 6-114. Timing Requirements for External Interrupts(1) (see Figure 6-77) 1.3V, 1.2V, 1.1V, 1.0V NO. UNIT MIN MAX 1 tw(ILOW) Width of the external interrupt pulse low 2C(1) (2) ns 2 tw(IHIGH) Width of the external interrupt pulse high 2C(1) (2) ns (1) The pulse width given is sufficient to generate an interrupt or an EDMA event. However, if a user wants to have the device recognize the GPIO changes through software polling of the GPIO register, the GPIO duration must be extended to allow the device enough time to access the GPIO register through the internal bus. (2) C=SYSCLK4 period in ns. Figure 6-77. GPIO External Interrupt Timing 224 Peripheral Information and Electrical Specifications Copyright © 2010–2014, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: AM1806 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |