 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
AM5716 Datasheet(PDF) 7 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
AM5716 Datasheet(HTML) 7 Page - Texas Instruments |
|
|
7 / 389 page  AM5716, AM5718 www.ti.com SPRS919I – JUNE 2014 – REVISED OCTOBER 2015 Table 3-1. Device Comparison (continued) FEATURES DEVICE AM5718 AM5716 Multichannel Audio Serial Port (McASP) MCASP1 16 serializers MCASP2 16 serializers MCASP3 4 serializers MCASP4 4 serializers MCASP5 4 serializers MCASP6 4 serializers MCASP7 4 serializers MCASP8 4 serializers MultiMedia Card/Secure Digital/Secure Digital Input Output MMC1 1x UHSI 4b Interface (MMC/SD/SDIO) MMC2 1x eMMC 8b MMC3 1x SDIO 8b MMC4 1x SDIO 4b PCI-Express 2.0 Port with Integrated PHY PCI2_SS1 up to two lanes (second lane shared with PCIe_SS2 and USB1) PCIe_SS2 Single lane (shared with PCIe_SS1 and USB1) 2x Programmable Real-Time Unit Subsystem and Industrial PRU-ICSS1 Yes Communication Subsystem (PRU-ICSS) PRU-ICSS2 Serial Advanced Technology Attachment (SATA) SATA Yes Real-Time Clock Subsystem (RTCSS)(4) RTCSS Yes Multichannel Serial Peripheral Interface (McSPI) McSPI 4 HDQ1W HDQ1W Yes Quad SPI (QSPI) QSPI Yes Spinlock Module SPINLOCK Yes Keyboard Controller (KBD) KBD Yes Timers, General-Purpose TIMERS GP 16 Timer, Watchdog WD TIMER Yes Pulse-Width Modulation Subsystem (PWMSS) PWMSS1 Yes PWMSS2 Yes PWMSS3 Yes Universal Asynchronous Receiver/Transmitter (UART) UART 10 Universal Serial Bus (USB3.0) USB1 (SuperSpeed, Dual- Yes Role-Device [DRD] Universal Serial Bus (USB2.0) USB2 (HighSpeed, Dual-Role- Yes Device [DRD], with embedded HS PHY) USB3 (Highspeed, OTG2.0, Not Supported (2) with ULPI) USB4 (Highspeed, OTG2.0, Not Supported (2) with ULPI) (1) In the Unified L3 memory map, there is maximum of 2GB of SDRAM space which is available to all L3 initiators including MPU (MPU, GPU, DSP, IVA, DMA, etc). Typically this space is interleaved across both Chip Selects to optimize memory performance. If a system populates > 2GB of physical memory, that additional addressable space can be accessed only by the MPU via the ARM V7 Large Physical Address Extensions (LPAE). (2) Features noted as “not supported,” must not be used. Their functionality is not supported by TI for this family of devices. These features are subject to removal without notice on future device revisions. Any information regarding the unsupported features has been retained in the documentation solely for the purpose of clarifying signal names or for consistency with previous feature descriptions. (3) IPU2 subsystem is dedicated to IVA support and is not available for other processing. (4) RTC only mode is not supported feature. Copyright © 2014–2015, Texas Instruments Incorporated Device Comparison 7 Submit Documentation Feedback Product Folder Links: AM5716 AM5718 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
