| Electronic Components Datasheet Search |
|
TC1784 Datasheet(PDF) 95 Page - Infineon Technologies AG |
|
|
|||||||||||||||||||||||||||||
TC1784 Datasheet(HTML) 95 Page - Infineon Technologies AG |
|
95 / 123 page ![]() TC1784 Electrical ParametersAC Parameters Data Sheet 88 V 1.1.1, 2014-05 5.3.4 Phase Locked Loop (PLL) Phase Locked Loop Operation When PLL operation is enabled and configured, the PLL clock fVCO (and with it the LMB- Bus clock fLMB) is constantly adjusted to the selected frequency. The PLL is constantly adjusting its output frequency to correspond to the input frequency (from crystal or clock source), resulting in an accumulated jitter that is limited. This means that the relative deviation for periods of more than one clock cycle is lower than for a single clock cycle. This is especially important for bus cycles using wait states and for the operation of timers, serial interfaces, etc. For all slower operations and longer periods (e.g. pulse train generation or measurement, lower baudrates, etc.) the deviation caused by the PLL jitter is negligible. Two formulas are defined for the (absolute) approximate maximum value of jitter Dm in [ns] dependent on the K2 - factor, the LMB clock frequency fLMB in [MHz], and the number m of consecutive fLMB clock periods. (6) (7) With rising number m of clock cycles the maximum jitter increases linearly up to a value of m that is defined by the K2-factor of the PLL. Beyond this value of m the maximum Table 25 PLL_SysClk Parameters Parameter Symbol Values Unit Note / Test Condition Min. Typ. Max. Accumulated Jitter DP CC -7 − 7ns PLL base frequency fPLLBASE CC 50 200 320 MHz VCO input frequency fREF CC 8 − 16 MHz VCO frequency range fVCO CC 400 − 720 MHz PLL lock-in time tL CC 14 − 200 μsN > 32 14 − 400 μsN ≤ 32 for K2 100 ≤ () and m f LMB MHz [] () 2 ⁄ ≤ () Dmns [] 740 K2 f LMB MHz [] × --------------------------------------------- 5 + ⎝⎠ ⎛⎞ 10 01 , K2 × – () m1 – () × 05 , f LMB MHz [] 1 – × ---------------------------------------------------------------- 001 , K2 × + ⎝⎠ ⎛⎞ × = else Dmns [] 740 K2 f LMB MHz [] × --------------------------------------------- 5 + = |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |