Electronic Components Datasheet Search
  English  ▼

X  

MT8967AS Datasheet(PDF) 9 Page - Mitel Networks Corporation

Part # MT8967AS
Description  ISO2-CMOS Integrated PCM Filter Codec
PDF  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MITEL [Mitel Networks Corporation]
Direct Link  http://www.mitel.com
Logo MITEL - Mitel Networks Corporation

MT8967AS Datasheet(HTML) 9 Page - Mitel Networks Corporation

Back Button MT8967AS Datasheet HTML 5Page - Mitel Networks Corporation MT8967AS Datasheet HTML 6Page - Mitel Networks Corporation MT8967AS Datasheet HTML 7Page - Mitel Networks Corporation MT8967AS Datasheet HTML 8Page - Mitel Networks Corporation MT8967AS Datasheet HTML 9Page - Mitel Networks Corporation MT8967AS Datasheet HTML 10Page - Mitel Networks Corporation MT8967AS Datasheet HTML 11Page - Mitel Networks Corporation MT8967AS Datasheet HTML 12Page - Mitel Networks Corporation MT8967AS Datasheet HTML 13Page - Mitel Networks Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 22 page
background image
ISO2-CMOS
MT8960/61/62/63/64/65/66/67
6-27
Powerdown
Powerdown of the chip is achieved in several ways:
Internal Control:
1)
Initial Power-up. Initial application of VDD and
VEE causes powerdown for a period of 25 clock
cycles and during this period the chip will
accept input only from C2i. The B-register is
reset to zero forcing SD0-5 to be inactive. Bits
0-5 of Register A (gain adjust bits) are forced
to zero and bits 6 and 7 of Register A become
logic high thus reinforcing the powerdown.
2)
Loss of C2i. Powerdown is entered 10 to 40
µs after C2i has assumed a continuous logic
high (VDD). In this condition the chip will be in
the same state as in (1) above.
Note: If C2i stops at a continuous logic low
(GNDD),
the
digital
data
and
status
is
indeterminate.
External Control:
1)
Register A. Powerdown is controlled by bits 6
and 7 ( when both at logic high) of Register
A
which in turn receives its control word input
via CSTi, when
F1i is low and CA input is
either at VEE or GNDD.
Power is removed
from the filters and analog sections of the chip.
The
analog
ouput
buffer
at
VR will be
connected to GNDA.
DSTo becomes high
impedance and the clocks to the majority of the
logic are stopped. SD outputs are unaffected
and may be updated as normal.
2)
CSTi Input. With CA at VEE and CSTi held at
continuous logic high the chip assumes the
same state as described in External Control
(1) above.
Figure 7 - Typical Use of the Special Drive Outputs
From ST-BUS
From ST-BUS
Master Clock
to ST-BUS
5V
Alignment
Register Select
CSTi
DSTi
C2i
DSTo
VDD
F1i
CA
SD3
SD2
GNDD
VRef
GNDA
VR
ANUL
VX
VEE
SD0
SD1
2.5V
0.1
µF
-5V
MT8960/61/64/65
Gain
Section
2/4 Wire
Converter
Message
Waiting
(With Relay
Drive)
Ring Feed
(With Relay
Drive)
-100V DC
Telephone
Line
-48V DC
-48V DC
90VRMS
Ring Trip
Filter
(With Relay
Drive)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com