FS7140 datasheet(5/17 Pages) ONSEMI

5 / 17 page

FS7140, FS7145

http://onsemi.com

Table 4. DC ELECTRICAL SPECIFICATIONS (Note 1)

Parameter

Units

Max

Typ

Min

Conditions/Description

Symbol

CLOCK OUTPUTS, CMOS MODE (CLKN, CLKP)

Low−level output sink current

IOL

VO = 0.4 V

−35

CLOCK OUTPUTS, PECL MODE (CLKN, CLKP)

IPRG bias voltage

VIPRG

VIPRG will be clamped to this level

when a resistor is connected from

VDD to IPRG

VDD/3

IPRG bias current

IIPRG

IIPRG − (VVDD − VIPRG) / RSET

3.5

Sink current to IPRG current ratio

Tristate output current

−10

1. Unless otherwise stated, VDD = 3.3 V ± 10%, no load on any output, and ambient temperature range TA = 0°C to 70°C. Parameters denoted

with an asterisk (*) represent nominal characterization data and are not production tested to any specific limits. MIN and MAX characteriza-

tion data are ± 3s from typical. Negative currents indicate flows out of the device.

Table 5. AC TIMING SPECIFICATIONS (Note 2)

Parameter

Symbol

Conditions/Description

Min

Typ

Max

Units

OVERALL

Output frequency*

fo(max)

CMOS outputs

150

MHz

PECL outputs

300

VCO frequency*

fVCO

400

MHz

CMOS mode rise time*

CL = 7 pF

CMOS mode fall time*

CL = 7 pF

PECL mode rise time*

CL = 7 pF; RL = 65 ohm

PECL mode fall time*

CL = 7 pF; RL = 65 ohm

REFERENCE FREQUENCY INPUT (REF)

Input frequency

FREF

MHz

Reference high time

tREHF

Reference low time

tREFL

SYNC CONTROL INPUT (SYNC)

Sync high time

tSYNCH

For orderly CLK stop/start

TCLK

Sync low time

tSYNCL

For orderly CLK stop/start

CLOCK OUTPUT (CLKN, CLKP)

Duty cycle (CMOS mode)*

Measured at 1.4 V

Duty cycle (PECL mode)*

Measured at zero crossings of

(VCLKP − VCLKN)

Jitter, long term (sy(t))*

tj(LT)

For valid programming solutions. Long-term (or cumulative) jitter specified is

RMS position error of any edge compared with an ideal clock generated from

the same reference frequency. It is measured with a time interval analyzer us-

ing a 500 microsecond window, using statistics gathered over 1000 samples.

FREF/NREF > 1000 kHz

FREF/NREF ^ 500 kHz

FREF/NREF ^ 250 kHz

100

FREF/NREF ^ 125 kHz

190

FREF/NREF ^ 62.5 kHz

240

FREF/NREF ^ 31.5 kHz

300

Jitter, period (peak−peak)*

tj(DP)

40 MHz < VCO frequency < 100 MHz

VCO frequency > 100 MHz

2. Unless otherwise stated, VDD = 3.3 V ± 10%, no load on any output, and ambient temperature range TA = 0°C to 70°C. Parameters denoted

with an asterisk (*) represent nominal characterization data and are not production tested to any specific limits. MIN and MAX characterization

data are ± 3s from typical.

FS7140 Datasheet(PDF) 5 Page - ON Semiconductor

FS7140 Datasheet(HTML) 5 Page - ON Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17

Datasheet Download

Link URL