XC164CS datasheet(66/71 Pages) INFINEON

66 / 71 page

XC164

Derivatives

Timing Parameters

Data Sheet

V2.1, 2003-06

Variable Memory Cycles

External bus cycles of the XC164 are executed in five subsequent cycle phases (AB, C,

D, E, F). The duration of each cycle phase is programmable (via the TCONCSx

registers) to adapt the external bus cycles to the respective external module (memory,

peripheral, etc.).

This table provides a summary of the phases and the respective choices for their

duration.

Note: The bandwidth of a parameter (minimum and maximum value) covers the whole

operating range (temperature, voltage) as well as process variations. Within a

given device, however, this bandwidth is smaller than the specified range. This is

also due to interdependencies between certain parameters. Some of these

interdependencies are described in additional notes (see standard timing).

Table 18

Programmable Bus Cycle Phases (see timing diagrams)

Bus Cycle Phase

Parameter

Valid Values Unit

Address setup phase, the standard duration of this

phase (1

…2 TCP) can be extended by 0 …3 TCP if

the address window is changed

tpAB

…2 (5)

TCP

Command delay phase

tpC

…3

TCP

Write Data setup / MUX Tristate phase

tpD

…1

TCP

Access phase

tpE

…32

TCP

Address / Write Data hold phase

tpF

…3

TCP

XC164CS Datasheet(PDF) 66 Page - Infineon Technologies AG

XC164CS Datasheet(HTML) 66 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

Datasheet Download

Link URL