LAN7500I datasheet(46/58 Pages) MICROCHIP

46 / 58 page

Hi-Speed USB 2.0 to 10/100/1000 Ethernet Controller

Datasheet

DS00001734A-page 46

 2014 Microchip Technology Inc

Note 7.5

This specification applies to all inputs and tri-stated bi-directional pins. Internal pull-down

and pull-up resistors add +/- 50uA per-pin (typical).

Note 7.6

This is the total 5.5V input leakage for the entire device.

Note 7.7

XI can optionally be driven from a 25MHz single-ended clock oscillator.

Note 7.8

IEEE 802.ab Test Mode 1

Note 7.9

From 1/2 of average VOP, Test Mode 1

Note 7.10 IEEE 802.ab distortion processing

Note 7.11 Measured at line side of transformer, line replaced by 100

 (+/- 1%) resistor.

Note 7.12 Offset from 16nS pulse width at 50% of pulse peak.

Note 7.13 Measured differentially.

Table 7.12 1000BASE-T Transceiver Characteristics

PARAMETER

SYMBOL

MIN

TYP

MAX

UNITS

NOTES

Peak Differential Output Voltage

VOP

670

820

Note 7.8

Signal Amplitude Symmetry

VSS

Note 7.8

Signal Scaling

VSC

Note 7.9

Output Droop

VOD

73.1

Note 7.8

Transmission Distortion

Note 7.10

Table 7.13 100BASE-TX Transceiver Characteristics

PARAMETER

SYMBOL

MIN

TYP

MAX

UNITS

NOTES

Peak Differential Output Voltage High

VPPH

950

1050

mVpk

Note 7.11

Peak Differential Output Voltage Low

VPPL

-950

-1050

mVpk

Note 7.11

Signal Amplitude Symmetry

VSS

102

Note 7.11

Signal Rise and Fall Time

TRF

3.0

5.0

Note 7.11

Rise and Fall Symmetry

TRFS

0.5

Note 7.11

Duty Cycle Distortion

DCD

Note 7.12

Overshoot and Undershoot

VOS

Jitter

1.4

Note 7.13

LAN7500I Datasheet(PDF) 46 Page - Microchip Technology

LAN7500I Datasheet(HTML) 46 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

Datasheet Download

Link URL