Electronic Components Datasheet Search
  English  ▼

X  

MEC1322 Datasheet(PDF) 322 Page - Microchip Technology

Part # MEC1322
Description  Keyboard and Embedded Controller for Notebook PC
PDF  456 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MEC1322 Datasheet(HTML) 322 Page - Microchip Technology

Back Button MEC1322 Datasheet HTML 318Page - Microchip Technology MEC1322 Datasheet HTML 319Page - Microchip Technology MEC1322 Datasheet HTML 320Page - Microchip Technology MEC1322 Datasheet HTML 321Page - Microchip Technology MEC1322 Datasheet HTML 322Page - Microchip Technology MEC1322 Datasheet HTML 323Page - Microchip Technology MEC1322 Datasheet HTML 324Page - Microchip Technology MEC1322 Datasheet HTML 325Page - Microchip Technology MEC1322 Datasheet HTML 326Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 322 / 456 page
background image
MEC1322
DS00001719D-page 322
 2014 - 2015 Microchip Technology Inc.
27.12.1
SPI ENABLE REGISTER
27.12.2
SPI CONTROL REGISTER
TABLE 27-10: EC-ONLY REGISTER SUMMARY
Offset
Register Name
0h
SPI Enable Register
4h
SPI Control Register
8h
SPI Status Register
Ch
SPI TX_Data Register
10h
SPI RX_Data Register
14h
SPI Clock Control Register
18h
SPI Clock Generator Register
Offset
00h
Bits
Description
Type
Default
Reset
Event
31:1 Reserved
R
-
-
0 ENABLE
1=Enabled. The device is fully operational
0=Disabled. Clocks are gated to conserve power and the SPDOUT
and SPI_CLK signals are set to their inactive state
R/W
0h
VCC1_R
ESET
Offset
00h
Bits
Description
Type
Default
Reset
Event
31:7 Reserved
R
-
-
6CE
SPI Chip Select Enable.
1= SPI_CS# output signal is asserted, i.e., driven to logic ‘0’
0= SPI_CS# output signal is deasserted, i.e., driven to logic ‘1’
R/W
0h
VCC1_R
ESET
5 AUTO_READ
Auto Read Enable.
1=A read of the SPI RX_DATA Register will clear both the RXBF sta-
tus bit and the TXBE status bit
0=A read of the SPI RX_DATA Register will clear the RXBF status bit.
The TXBE status bit will not be modified
R/W
0h
VCC1_R
ESET
4 SOFT_RESET
Soft Reset is a self-clearing bit. Writing zero to this bit has no effect.
Writing a one to this bit resets the entire SPI Interface, including all
counters and registers back to their initial state.
R/W
0h
VCC1_R
ESET
3:2 SPDIN_SELECT
The SPDIN Select which SPI input signals are enabled when the
BIOEN bit is configured as an input.
1xb=SPDIN1 and SPDIN2. Select this option for Dual Mode
01b=SPDIN2 only. Select this option for Half Duplex
00b=SPDIN1 only. Select this option for Full Duplex
R/W
0h
VCC1_R
ESET



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com