Electronic Components Datasheet Search
  English  ▼

X  

GS1670 Datasheet(PDF) 30 Page - Semtech Corporation

Part # GS1670
Description  HD/SD SDI Receiver Complete with SMPTE Audio and Video Processing
PDF  126 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SEMTECH [Semtech Corporation]
Direct Link  http://www.semtech.com
Logo SEMTECH - Semtech Corporation

GS1670 Datasheet(HTML) 30 Page - Semtech Corporation

Back Button GS1670 Datasheet HTML 26Page - Semtech Corporation GS1670 Datasheet HTML 27Page - Semtech Corporation GS1670 Datasheet HTML 28Page - Semtech Corporation GS1670 Datasheet HTML 29Page - Semtech Corporation GS1670 Datasheet HTML 30Page - Semtech Corporation GS1670 Datasheet HTML 31Page - Semtech Corporation GS1670 Datasheet HTML 32Page - Semtech Corporation GS1670 Datasheet HTML 33Page - Semtech Corporation GS1670 Datasheet HTML 34Page - Semtech Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 126 page
background image
GS1670 HD/SD SDI Receiver
Data Sheet
53831 - 2
September 2012
30 of 126
4.7 SMPTE Functionality
4.7.1 Descrambling and Word Alignment
The GS1670 performs NRZI to NRZ decoding and data descrambling according to
SMPTE 292/SMPTE 259M-C and word aligns the data to TRS sync words.
When operating in manual mode (AUTO/MAN = LOW), the device only carries out
SMPTE decoding, descrambling and word alignment when the SMPTE_BYPASS pin is set
HIGH and the DVB_ASI pin is set LOW.
When operating in Auto mode (AUTO/MAN = HIGH), the GS1670 carries out
descrambling and word alignment to enable the detection of TRS sync words. When two
consecutive valid TRS words (SAV and EAV), with the same bit alignment have been
detected, the device word-aligns the data to the TRS ID words.
TRS ID word detection is a continuous process. The device remains in SMPTE mode until
TRS ID words fail to be detected.
NOTE: Both 8-bit and 10-bit TRS headers are identified by the device.
4.8 Parallel Data Outputs
The parallel data outputs are aligned to the rising edge of the PCLK.
4.8.1 Parallel Data Bus Buffers
The parallel data bus, status signal outputs and control signal input pins are all
connected to high-impedance buffers.
The device supports 1.8 or 3.3V (LVTTL and LVCMOS levels) supplied at the IO_VDD and
IO_GND pins.
All output buffers (including the PCLK output), are set to high-impedance in Reset mode
(RESET_TRST = LOW).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com