Electronic Components Datasheet Search
  English  ▼

X  

PE42020 Datasheet(PDF) 21 Page - Peregrine Semiconductor

Part # PE42020
Description  UltraCMOS True DC RF Switch, 0 Hz??000 MHz
PDF  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PSEMI [Peregrine Semiconductor]
Direct Link  http://www.psemi.com
Logo PSEMI - Peregrine Semiconductor

PE42020 Datasheet(HTML) 21 Page - Peregrine Semiconductor

Back Button PE42020 Datasheet HTML 17Page - Peregrine Semiconductor PE42020 Datasheet HTML 18Page - Peregrine Semiconductor PE42020 Datasheet HTML 19Page - Peregrine Semiconductor PE42020 Datasheet HTML 20Page - Peregrine Semiconductor PE42020 Datasheet HTML 21Page - Peregrine Semiconductor PE42020 Datasheet HTML 22Page - Peregrine Semiconductor PE42020 Datasheet HTML 23Page - Peregrine Semiconductor PE42020 Datasheet HTML 24Page - Peregrine Semiconductor PE42020 Datasheet HTML 25Page - Peregrine Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 21 / 25 page
background image
PE42020
UltraCMOS® True DC RF Switch
DOC-23814-3 – (12/2014)
Page 21
www.psemi.com
Evaluation Kit
The SPDT switch evaluation board was designed to ease customer evaluation of Peregrine's PE42020. The RF
common port is connected through a 50
Ω transmission line via the SMA connector, J3. RF1 and RF2 ports are
connected through 50
Ω transmission lines via SMA connectors J1 and J2 respectively. A 50Ω through trans-
mission line is available via SMA connectors J5 and J6, which can be used to de-embed the loss of the PCB. J4
provides DC and digital inputs to the device.
The board is constructed of a four metal layer material with a total thickness of 62 mils. The top RF layer is
Rogers 4350B material with a thickness of 6.6 mils and the
Ɛ
r = 3.66. The middle layers provide ground for the
transmission lines. The transmission lines were designed using a coplanar waveguide with ground plane model
using a trace width of 13 mils, trace gaps of 10.5 mils and metal thickness of 3.4 mils.
For the true performance of the PE42020 to be realized, the PCB must be designed in such a way that RF trans-
mission lines and sensitive DC I/O traces are well isolated from one another.
Figure 29 • Evaluation Kit Layout for PE42020



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com