| Electronic Components Datasheet Search |
|
ADC12191 Datasheet(PDF) 15 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
ADC12191 Datasheet(HTML) 15 Page - National Semiconductor (TI) |
|
15 / 16 page ![]() Applications Information (Continued) 300mV below the ground pins or 300mV above the supply pins). Exceeding these limits on even a transient basis may cause faulty or erratic operation. It is not uncommon for high speed digital circuits (e.g., 74F and 74AC devices) to exhibit undershoot that goes more than a volt below ground above the power supply. A resistor of about 50 to 100 Ω in series with the offending digital input will eliminate the problem. Care should be taken not to overdrive the inputs of the ADC12191 with a device that is powered from supplies out- side the range of the ADC12191 supply. Such practice may lead to conversion inaccuracies and even to device damage. Attempting to drive a high capacitance digital data bus. Capacitive loading on the digital outputs causes instanta- neous digital currents to flow from the V D I/O supply into the DGND I/O ground plane. These large charging current spikes can couple into the analog section, degrading dy- namic performance. Adequate bypassing and maintaining separate analog and digital ground planes will reduce this problem. The digital data outputs should be buffered (with 74ACQ541, for example). Dynamic performance can also be improved by adding series resistors at each digital output, close to the ADC12191, reducing the energy coupled back into the converter output pins by limiting the output slew rate. A reasonable value for these resistors is 47 Ω. Using an inadequate amplifier to drive the analog input. The analog input circuits of the ADC12191 place a switched capacitor load on the input signal source. Therefore the am- plifier used to drive the ADC12191 must have a low imped- ance output and adequate bandwidth to avoid distortion of the input signal. Operating with the reference pins outside of the speci- fied range. As mentioned in section 1.1, V REF should be in the range of 1.8V ≤ V REF ≤ 2.2V. Operating outside of these limits could lead to signal distortion. Using a clock source with excessive jitter, using exces- sively long clock signal trace, or having other signals coupled to the clock signal trace. This will cause the sam- pling interval to vary, causing excessive output noise and a reduction in SNR performance. www.national.com 15 |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |