| Electronic Components Datasheet Search |
|
LTC1871 Datasheet(PDF) 28 Page - Linear Technology |
|
|
|||||||||||||||||||||||||||||
LTC1871 Datasheet(HTML) 28 Page - Linear Technology |
|
28 / 36 page ![]() 28 LTC1871 choice is AVX TPS series of surface mount tantalum. Also, ceramic capacitors are now available with extremely low ESR, ESL and high ripple current ratings. SEPIC Converter: Input Capacitor Selection The input capacitor of a SEPIC converter is less critical than the output capacitor due to the fact that an inductor is in series with the input and the input current waveform is triangular in shape. The input voltage source impedance determines the size of the input capacitor which is typically in the range of 10 µF to 100µF. A low ESR capacitor is recommended, although it is not as critical as for the output capacitor. The RMS input capacitor ripple current for a SEPIC con- verter is: II RMS CIN L () • =∆ 1 12 Please note that the input capacitor can see a very high surge current when a battery is suddenly connected to the input of the converter and solid tantalum capacitors can fail catastrophically under these conditions. Be sure to specify surge-tested capacitors! SEPIC Converter: Selecting the DC Coupling Capacitor The coupling capacitor C1 in Figure 16 sees nearly a rectangular current waveform as shown in Figure 17. During the switch off-time the current through C1 is IO(VO/ VIN) while approximately – IO flows during the on-time. This current waveform creates a triangular ripple voltage on C1: ∆= ++ − V I Cf V VV V CP P OMAX O IN O D 1 1 () () • • The maximum voltage on C1 is then: VV V C MAX IN CP P 1 1 2 () () =+ ∆ − which is typically close to VIN(MAX). The ripple current through C1 is: II VV V RMS C O MAX OD IN MIN () ( ) () • 1 = + The value chosen for the DC coupling capacitor normally starts with the minimum value that will satisfy 1) the RMS current requirement and 2) the peak voltage requirement (typically close to VIN). Low ESR ceramic and tantalum capacitors work well here. SEPIC Converter Design Example The design example given here will be for the circuit shown in Figure 18. The input voltage is 5V to 15V and the output is 12V at a maximum load current of 1.5A (2A peak). 1. The duty cycle range is: D VV VV V to OD IN O D = + ++ = 45 5 71 4 .% .% 2. The operating mode chosen is pulse skipping, so the MODE/SYNC pin is shorted to INTVCC. 3. The operating frequency is chosen to be 300kHz to reduce the size of the inductors; the resistor from the FREQ pin to ground is 80k. 4. An inductor ripple current of 40% is chosen, so the peak input current (which is also the minimum saturation current) is: II VV V A L PEAK O MAX OD IN MIN 1 1 2 1 04 2 15 12 0 5 5 45 () ( ) () •• . •. • . . =+ + =+ + = χ The inductor ripple current is: ∆= == II D D A L O MAX MAX MAX χ •• – .• .• . –. . () 1 04 15 0 714 1 0 714 15 APPLICATIO S I FOR ATIO |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |