Electronic Components Datasheet Search
  English  ▼

X  

AD1836AS Datasheet(PDF) 3 Page - Analog Devices

Part # AD1836AS
Description  Multichannel 96 kHz Codec
PDF  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD1836AS Datasheet(HTML) 3 Page - Analog Devices

  AD1836AS Datasheet HTML 1Page - Analog Devices AD1836AS Datasheet HTML 2Page - Analog Devices AD1836AS Datasheet HTML 3Page - Analog Devices AD1836AS Datasheet HTML 4Page - Analog Devices AD1836AS Datasheet HTML 5Page - Analog Devices AD1836AS Datasheet HTML 6Page - Analog Devices AD1836AS Datasheet HTML 7Page - Analog Devices AD1836AS Datasheet HTML 8Page - Analog Devices AD1836AS Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 18 page
background image
PRELIMINARY TECHNICAL DATA
REV. PrC
–3–
AD1836
DIGITAL FILTERS at 44.1 kHz
Min
Typ
Max
Unit
ADC DECIMATION FILTER
Pass Band
20
kHz
Pass Band Ripple
±0.0001
dB
Transition Band
22
kHz
Stop Band
24
kHz
Stop Band Attenuation
120
dB
Group Delay
TBD
µs
DAC INTERPOLATION FILTER
Pass Band
20
kHz
Pass Band Ripple
±0.01
dB
Transition Band
22
kHz
Stop Band
24
kHz
Stop Band Attenuation
70
dB
Group Delay
TBD
µs
TIMING
Parameter
Min
Max
Unit
Comments
MASTER CLOCK AND RESET
tMH
MCLK High
min
max
ns
256
× fS
512
× f
S
768
× fS
tML
MCLK Low
min
max
ns
tMCLK
MCLK Period
min
max
ns
fMCLK
MCLK Freq
min
max
ns
tPDR
PD/RST Low
4500
MCLK Periods
Reset to SPI Register Write
SPI PORT
tCCH
CCLK High
min
ns
tCCL
CCLK Low
min
ns
tCCP
CCLK Period
min
ns
tCDS
CDATA Setup
min
ns
To CCLK Rising
tCDH
CDATA Hold
min
ns
From CCLK Rising
tCLS
CLATCH Setup
min
ns
To CCLK Rising
tCLH
CLATCH Hold
min
ns
From CCLK Falling
tCODE
COUT Enable
max
ns
From CCLK Falling
tCOD
COUT Delay
max
ns
From CCLK Falling
tCOH
COUT Hold
min
ns
From CCLK Falling
tCOTS
COUT Three-State
max
ns
From CCLK Falling
DAC SERIAL PORT
Normal Modes
tDBH
DBCLK High
min
ns
tDBL
DBCLK Low
min
ns
tDBP
DBCLK Period
min
ns
fDB
DBCLK Freq
max
ns
tDLS
DLRCLK Setup
min
ns
To DBCLK Rising
tDLH
DLRCLK Hold
min
ns
From DBCLK Rising
tDDS
DSDATA Setup
min
ns
To DBCLK Rising
tDDH
DSDATA Hold
min
ns
From DBCLK Rising
Packed 128, 256 Modes
tDBH
DBCLK High
min
ns
tDBL
DBCLK Low
min
ns
tDBP
DBCLK Period
min
ns
fDB
DBCLK Freq
max
ns
tDLS
DLRCLK Setup
min
ns
To DBCLK Rising
tDLH
DLRCLK Hold
min
ns
From DBCLK Rising
tDDS
DSDATA Setup
min
ns
To DBCLK Rising
tDDH
DSDATA Hold
min
ns
From DBCLK Rising



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com