| Electronic Components Datasheet Search |
|
DP83256VF Datasheet(PDF) 69 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
DP83256VF Datasheet(HTML) 69 Page - National Semiconductor (TI) |
|
69 / 144 page ![]() 50 Registers (Continued) 525 DEVICE ID REGISTER (IDR) The Device ID Register contains the binary equivalent of the revision number for this device It can be used to ensure proper software and hardware versions are matched During a Control Bus Interface write cycle the Control Bus Write Command Register bit (CCR) of the Interrupt Condition Register (ICR) will be set to 1 and will ignore write cycle REVISION TABLE IDR DEVICE DESCRIPTION (hex) 10 PLAYERa Revision A 11 PLAYERa Revision B ACCESS RULES ADDRESS READ WRITE 18h Always Write Reject D7 D6 D5 D4 D3 D2 D1 D0 DID7 DID6 DID5 DID4 DID3 DID2 DID1 DID0 Bit Symbol Description D0 – D3 DID0 – DID3 DEVICE ID BIT k0-3l Circuit enhancement revision number Bit 3 is the MSB The initial revision of the PLAYERa is equal to 0 and enhancements will increment this number D4 – D7 DID4 – DID7 DEVICE ID BIT k4-7l Architecture level of the PHY device Bit 7 is the MSB The original PLAYER device was equal to 0 and the PLAYERa is equal to 1 This number will only be incremented after a significant architectural change 69 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |