Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

OPA820 Datasheet(PDF) 3 Page - Texas Instruments

Click here to check the latest version.
Part # OPA820
Description  12-Bit, Serial Input, Multiplying Digital-to-Analog Converter
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

OPA820 Datasheet(HTML) 3 Page - Texas Instruments

  OPA820 Datasheet HTML 1Page - Texas Instruments OPA820 Datasheet HTML 2Page - Texas Instruments OPA820 Datasheet HTML 3Page - Texas Instruments OPA820 Datasheet HTML 4Page - Texas Instruments OPA820 Datasheet HTML 5Page - Texas Instruments OPA820 Datasheet HTML 6Page - Texas Instruments OPA820 Datasheet HTML 7Page - Texas Instruments OPA820 Datasheet HTML 8Page - Texas Instruments OPA820 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 24 page
background image
www.ti.com
DAC7811
SBAS337C – APRIL 2005 – REVISED JULY 2007
ELECTRICAL CHARACTERISTICS (continued)
VDD = +2.7 V to +5.5 V; IOUT1 = Virtual GND; IOUT2 = 0V; VREF = +10 V; TA = full operating temperature. All specifications
–40
°C to +125°C, unless otherwise noted.
DAC7811
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
REFERENCE INPUT
VREF range
–15
15
V
Input resistance
8
10
12
k
Ω
RFB resistance
8
10
12
k
Ω
LOGIC INPUTS AND OUTPUT(2)
Input low voltage
VIL VDD = +2.7V
0.6
V
VIL VDD = +5V
0.8
V
Input high voltage
VIH VDD = +2.7V
2.1
V
VIH VDD = +5V
2.4
V
Input leakage current
IIL
10
µA
Input capacitance
CIL
10
pF
INTERFACE TIMING (see Figure 28)
Clock input frequency
fCLK
50
MHz
Clock period
tC
20
ns
Clock pulse width high
tCH
8
ns
Clock pulse width low
tCC
8
ns
SYNC falling edge to SCLK
tCSS
13
ns
active edge setup time
SCLK active edge to SYNC
tCST
5
ns
rising edge hold time
Data setup time
tDS
5
ns
Data hold time
tDH
3
ns
SYNC high time
tSH
30
ns
VDD = +2.7V
25
35
ns
SYNC inactive edge to SDO
tDDS
valid
VDD = +5V
20
30
ns
POWER REQUIREMENTS
VDD
2.7
5.5
V
IDD (normal operation)
Logic inputs = 0V
5
µA
VDD = +4.5 V to +5.5 V
VIH = VDD and VIL = GND
0.8
5
µA
VDD = +2.7 V to +3.6 V
VIH = VDD and VIL = GND
0.4
2.5
µA
AC CHARACTERISTICS(2)
Output voltage settling time
0.2
µs
Reference multiplying BW
VREF = 7 VPP, Data = FFFh
10
MHz
VREF = 0 V to 10 V,
DAC glitch impulse
5
nV-s
Data = 7FFh to 800h to 7FFh
Feedthrough error VOUT/VREF
Data = 000h, VREF = 100kHz
–60
dB
Digital feedthrough
2
nV-s
Total harmonic distortion
–105
dB
Output spot noise voltage
18
nV/
√Hz
(2)
Specified by design and characterization; not production tested.
3
Submit Documentation Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com