 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
TLK2201 Datasheet(PDF) 12 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TLK2201 Datasheet(HTML) 12 Page - Texas Instruments |
|
|
12 / 24 page  www.ti.com TTL ELECTRICAL CHARACTERISTICS TRANSMITTER/RECEIVER CHARACTERISTICS 80% 50% 20% tr tr tf tf 80% 50% 20% ∼ V ∼ V ∼ V ∼ V 80% 20% 0V ∼ 1V ∼ -1V TX+ TX- VOD TLK2201 TLK2201I ETHERNET TRANSCEIVERS SLLS420F – JUNE 2000 – REVISED SEPTEMBER 2007 over recommended operating conditions (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT VOH High-level output voltage IOH = -400 μA VDD -0.2 2.3 V VOL Low-level output voltage IOL = 1 mA GND 0.25 0.5 V VIH High-level input voltage 1.7 3.6 V VIL Low-level input voltage 0.8 V IIH Input high current VDD = 2.3 V, VIN = 2.0 V 40 μA IIL Input low current VDD = 2.3 V, VIN = 0.4 V -40 μA CIN 4 pf PARAMETER TEST CONDITIONS MIN TYP MAX UNIT Rt = 50 Ω 600 850 1100 Vod = |TxD-TxN| mV Rt = 75 Ω 800 1050 1200 Rt = 50 Ω 1000 1250 1400 V(cm) Transmit common mode voltage range mV Rt = 75 Ω 1000 1250 1400 Receiver Input voltage requirement, Vid = |RxP - 200 1600 mV RxN| Receiver common mode voltage range, (RxP + 1000 1250 2250 mV RxN)/2 Ilkg(R) Receiver input leakage current 350 350 μA CI Receiver input capacitance 2 pF Differential output jitter, t(TJ) Serial data total jitter (peak-to-peak) Random + deterministic, 0.24 UI PRBS pattern, Rω = 125 MHz Differential output jitter, PRBS t(DJ) Serial data deterministic jitter (peak-to-peak) 0.12 UI pattern, Rω = 125 MHz RL = 50 Ω, CL = 5 pF, See tr, tf Differential signal rise, fall time (20% to 80%) 100 250 ps Figure 9 and Figure 10 Differential input jitter, Serial data jitter tolerance minimum required eye Random + deterministic, Rω = 0.25 UI opening, (per IEEE-802.3 specification) 125 MHz Receiver data acquisition lock time from powerup 500 μs Data relock time from loss of synchronization 1024 Bit times TBI modes See Figure 1 19 20 td(Tx latency) Tx latency UI DDR mode 29 30 TBI modes See Figure 6 21 31 td(Rx latency) Rx latency UI DDR mode 27 34 Figure 7. Differential and Common-Mode Output Voltage Definitions 12 Submit Documentation Feedback Copyright © 2000–2007, Texas Instruments Incorporated Product Folder Link(s): TLK2201 TLK2201I |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
