AD7490BCP datasheet(3/24 Pages) AD

3 / 24 page

AD7490

–3–

REV. A

Parameter

B Version

Unit

Test Conditions/Comments

CONVERSION RATE

Conversion Time

800

ns max

16 SCLK Cycles, SCLK = 20 MHz

Track-and-Hold Acquisition Time

300

ns max

Sine Wave Input

300

ns max

Full-Scale Step Input

Throughput Rate

MSPS max

@ 5 V (See Serial Interface section.)

POWER REQUIREMENTS

VDD

2.7/5.25

V min/max

VDRIVE

2.7/5.25

V min/max

IDD

Digital I/Ps = 0 V or VDRIVE

Normal Mode (Static)

600

µA typ

VDD = 2.7 V to 5.25 V, SCLK On or Off

Normal Mode (Operational)

2.5

mA max

VDD = 4.75 V to 5.25 V, fSCLK = 20 MHz

(fS = Max Throughput)

1.8

mA max

VDD = 2.7 V to 3.6 V, fSCLK = 20 MHz

Auto Standby Mode

1.55

mA typ

fSAMPLE = 500 kSPS

µA max

Static

Auto Shutdown Mode

960

µA typ

fSAMPLE = 250 kSPS

0.5

µA max

Static

Full Shutdown Mode

0.5

µA max

SCLK On or Off (20 nA typ)

Power Dissipation

Normal Mode (Operational)

12.5

mW max

VDD = 5 V, fSCLK = 20 MHz

5.4

mW max

VDD = 3 V, fSCLK = 20 MHz

Auto Standby Mode (Static)

460

µW max

VDD = 5 V

276

µW max

VDD = 3 V

Auto Shutdown Mode (Static)

2.5

µW max

VDD = 5 V

1.5

µW max

VDD = 3 V

Full Shutdown Mode

2.5

µW max

VDD = 5 V

1.5

µW max

VDD = 3 V

NOTES

1Specifications apply for f

SCLK up to 20 MHz. However, for serial interfacing requirements, see Timing Specifications.

2Temperature Ranges (B Version): –40

°C to +85°C.

3See Terminology section.

4Sample tested at 25

°C to ensure compliance.

5See Power Versus Throughput Rate section.

Specifications subject to change without notice.

AD7490BCP Datasheet(PDF) 3 Page - Analog Devices

AD7490BCP Datasheet(HTML) 3 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

Datasheet Download

Link URL