| Electronic Components Datasheet Search |
|
ISO7821 Datasheet(PDF) 18 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
ISO7821 Datasheet(HTML) 18 Page - Texas Instruments |
|
18 / 39 page ![]() 18 ISO7821, ISO7821F SLLSEM2F – NOVEMBER 2014 – REVISED MARCH 2016 www.ti.com Product Folder Links: ISO7821 ISO7821F Submit Documentation Feedback Copyright © 2014–2016, Texas Instruments Incorporated (1) See the Regulatory Information section for detailed isolation ratings. 8.3 Feature Description ISO7821 is available in two channel configurations and default output state options to enable a variety of application uses. PRODUCT CHANNEL DIRECTION RATED ISOLATION MAX DATA RATE DEFAULT OUTPUT ISO7821 1 Forward, 1 Reverse 5700 VRMS / 8000 VPK (1) 100 Mbps High ISO7821F 1 Forward, 1 Reverse 5700 VRMS / 8000 VPK (1) 100 Mbps Low (1) All pins on each side of the barrier tied together creating a two-terminal device. (2) Measured from input pin to ground. 8.3.1 High Voltage Feature Description NOTE This coupler is suitable for 'safe electrical insulation' only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits. Table 1. Package Insulation and Safety-Related Specifications (over recommended operating conditions (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT CLR External clearance Shortest terminal-to-terminal distance through air DW-16 8 mm DWW-16 14.5 CPG External creepage Shortest terminal-to-terminal distance across the package surface DW-16 8 mm DWW-16 14.5 CTI Comparative tracking index DIN EN 60112 (VDE 0303-11); IEC 60112; UL 746A 600 V RIO Isolation resistance, input to output(1) VIO = 500 V, TA = 25°C 1012 Ω VIO = 500 V, 100°C ≤ TA ≤ max 1011 Ω CIO Barrier capacitance, input to output(1) VIO = 0.4 x sin (2πft), f = 1 MHz 1 pF CI Input capacitance(2) VI = VCC/2 + 0.4 x sin (2πft), f = 1 MHz, VCC = 5 V 2 pF NOTE Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |