Electronic Components Datasheet Search
  English  ▼

X  

ATS128 Datasheet(PDF) 15 Page - Allegro MicroSystems

Part # ATS128
Description  Highly Programmable, Back-Biased, Hall-Effect Switch
PDF  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALLEGRO [Allegro MicroSystems]
Direct Link  http://www.allegromicro.com
Logo ALLEGRO - Allegro MicroSystems

ATS128 Datasheet(HTML) 15 Page - Allegro MicroSystems

Back Button ATS128 Datasheet HTML 11Page - Allegro MicroSystems ATS128 Datasheet HTML 12Page - Allegro MicroSystems ATS128 Datasheet HTML 13Page - Allegro MicroSystems ATS128 Datasheet HTML 14Page - Allegro MicroSystems ATS128 Datasheet HTML 15Page - Allegro MicroSystems ATS128 Datasheet HTML 16Page - Allegro MicroSystems ATS128 Datasheet HTML 17Page - Allegro MicroSystems ATS128 Datasheet HTML 18Page - Allegro MicroSystems ATS128 Datasheet HTML 19Page - Allegro MicroSystems Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 25 page
background image
Highly Programmable, Back-Biased,
Hall-Effect Switch with TPOS Functionality
ATS128LSE
15
Allegro MicroSystems, LLC
115 Northeast Cutoff
Worcester, Massachusetts 01615-0036 U.S.A.
1.508.853.5000; www.allegromicro.com
Table 3. Programming Logic Table
Register Name
[Selection Key]
Bit Field Address (Code)
Notes
Binary
(MSB
→LSB)
Decimal
Equivalent
Try Mode Register Selections1
BOP Positive, Trim Up-Counting
[ 2 × VPH ]
00000000
0
Increase BOP (South field), wraps back to code 0.
11111111
255
BOP selection is at maximum value.
BOP Negative, Trim Up-Counting
[ VPH → VPM → 2×VPH ]
00000000
0
Increase BOP (North field), wraps back to code 0.
11111111
255
BOP selection is at maximum value.
BOP Positive, Trim Down-Counting
[ 2 × VPH → 4×VPM → VPH ]
11111111
0
Decrease BOP (South field), wraps back to code 0. Code is automatically
inverted (code 1 selects BOP selection maximum value minus 1.)
00000000
255
BOP selection is at minimum value.
BOP Negative, Trim Down-Counting
[VPH → VPM → 2×VPH
→ 4 × VPM → VPH ]
11111111
0
Decrease BOP (North field), wraps back to code 0. Code is automatically
inverted (code 1 selects BOP selection maximum value minus 1.)
00000000
255
BOP selection is at minimum value.
Output / Fuse Checking
[ VPH → 3×VPM → VPH ]
x01
1
Output Fall Time (FALL). Least significant bit.
x11
3
Output Fall Time (FALL). Most significant bit.
0xx
0
Output Polarity Bit (POL). Default, no fuse blowing required.
POL = 0, VOUT = Low opposite target tooth.
1xx
4
Output Polarity Bit (POL).
POL = 1, VOUT = High opposite target tooth. Code references a single bit only.
1000
8
Fuse Threshold Low Register. Checks un-blown fuses. Code references a
single bit only.
1001
9
Fuse Threshold High Register. Checks blown fuses.
Blow or Read Mode Register Selections2
BOP Selection
(BOPSEL)
[ 2 × VPH
→ 11 × VPM → VPH ]
00000000
0
BOP magnitude selection. Default, no fuse blowing required.
Minimum value, corresponding to AGRange(max).
11111111
255
BOP magnitude selection. Maximum value, corresponding to AGRange(min).
BOP Polarity
(BOPPOL)
[ VPH → VPM → VPH
→ 11 × VPM → VPH ]
0
0
South field polarity. Default, no fuse blowing required.
1
1
North field polarity.
Output / Lock Bit
[ VPH → 3×VPM → VPH
→ 11 × VPM → VPH ]
00
0
Output Fall Time (FALL). Default, no fuse blowing required.
11
3
Output Fall Time (FALL) selection is at maximum value.
000
0
Output Polarity Bit (POL). Default, no fuse blowing required.
POL = 0, VOUT = Low opposite target tooth.
100
4
Output Polarity Bit (POL). Code refers to bit 2 only. POL = 1, VOUT = High
opposite target tooth.
10000
16
Lock bit (LOCK). Locks access to all registers with exception of Fuse
Threshold registers. Code refers to bit 5 only.
0 to 1111111
Read mode bit values. Sequentially selects each bit in selected Blow mode register
for reading bit status as blown or not blown. Monitor VOUT after each pulse.
1Code 1 is automatically selected after the falling edge of the final VPH in the register key. Each subsequent VPM in the bit field addresses the next
decimal code.
2Bit 0, or code 1, is automatically selected after the falling edge of the final VPH in the register key. Each subsequent VPM in the bit field addresses the
next bit.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com