Electronic Components Datasheet Search
  English  ▼

X  

GS2986 Datasheet(PDF) 34 Page - Semtech Corporation

Part # GS2986
Description  Multi-Rate SDI Reclocker with Equalization & De-emphasis
PDF  41 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SEMTECH [Semtech Corporation]
Direct Link  http://www.semtech.com
Logo SEMTECH - Semtech Corporation

GS2986 Datasheet(HTML) 34 Page - Semtech Corporation

Back Button GS2986 Datasheet HTML 30Page - Semtech Corporation GS2986 Datasheet HTML 31Page - Semtech Corporation GS2986 Datasheet HTML 32Page - Semtech Corporation GS2986 Datasheet HTML 33Page - Semtech Corporation GS2986 Datasheet HTML 34Page - Semtech Corporation GS2986 Datasheet HTML 35Page - Semtech Corporation GS2986 Datasheet HTML 36Page - Semtech Corporation GS2986 Datasheet HTML 37Page - Semtech Corporation GS2986 Datasheet HTML 38Page - Semtech Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 41 page
background image
GS2986 Multi-Rate SDI Reclocker with Equalization &
De-emphasis
Data Sheet
52134 - 3
July 2012
34 of 41
DRIVER_1
0x01
15:10
RW
Unused
0x0
0 or 1
−
9
RW
Amplitude Control for DDO1
0x1
0 or 1
0 = 800mV swing
1 = 400mV swing
8
RW
Amplitude Control for DDO0
0x1
0 or 1
0 = 800mV swing
1 = 400mV swing
7:5
RW
De-Emphasis Boost Amplitude
Control for DDO1
0x2
0x0 to
0x7
0x0 = Lowest
Setting
0x7 = Highest
Setting
4:2
RW
De-Emphasis Boost Amplitude
Control for DDO0
0x2
0x0 to
0x7
0x0 = Lowest
Setting
0x7 = Highest
Setting
1
RW
De-Emphasis Enable for DDO1
0x0
0 or 1
1 = Enabled
0 = Disabled
0
RW
De-Emphasis Enable for DDO0
0x0
0 or 1
1 = Enabled
0 = Disabled
TOP_1
0x02
15:9
RW
Reserved.
8:7
RW
LOS Threshold Adjust
0x0
0x0 to
0x3
0x0 = least
sensitive
0x3 = most
sensitive
6:5
RW
LOS Detection Method Select
0x0
0x0 to
0x2
0x0 = legacy edge
detectionmethod
0x1 = new signal
strength
detectionmethod
0x2 = dual
detection
method: both
must say signal
present for LOS to
be LOW
4RW
LOS Mute Enable
0x0
0 or 1
When enabled
the output will
automatically
mute if Loss of
Signal is HIGH
3
RW
Power Down
0x0
0 or 1
Chip powers
down when
asserted
2RW
Tri-State Enable for SPI Output
0x0
0 or 1
When enabled
the SPI SDO will
be high Z when
CS is not selected
Table 4-11: Host Register Map (Continued)
Register
Name
Register
Address
Bit
Position
Access
Function
Default
Value
Valid
Range
Comments



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com