| Electronic Components Datasheet Search |
|
GS2986 Datasheet(PDF) 17 Page - Semtech Corporation |
|
|
|||||||||||||||||||||||||||||
GS2986 Datasheet(HTML) 17 Page - Semtech Corporation |
|
17 / 41 page ![]() GS2986 Multi-Rate SDI Reclocker with Equalization & De-emphasis Data Sheet 52134 - 3 July 2012 17 of 41 4. Detailed Description The GS2986 is a multi-standard reclocker for serial digital SDTV signals operating at 270Mb/s, and HDTV signals operating at 1.485Gb/s, 1.485/1.001Gb/s, 2.97Gb/s and 2.97/1.001Gb/s. 4.1 Serial Data Input The GS2986 features four differential input buffers. The serial data input signal is connected to the DDI0/DDI0, DDI1/DDI1, DDI2/DDI2 and DDI3/DDI3 input pins of the device. Input signals can be single-ended or differential, DC or AC-coupled. The input circuit is self-biasing, to allow for simple AC or DC-coupling of input signals to the device. 4.2 Modes of Operation The GS2986 has two modes of operation: Legacy Mode (HIF = HIGH) and SPI Mode (HIF = LOW). In Legacy Mode, chip functions are controlled via pins only, and offers limited control of input Equalization. In SPI mode, access is gained to extended digital controls like: Bypass, Autobypass, Auto/Manual selection, Control status inputs or outputs, changes to KBB settings, additional EQ and DE settings as well as access to additional features such as LOS adjustment, polarity invert, auto-mute, etc. 4.3 Input Trace Equalization The GS2986 features adjustable trace equalization to compensate for PCB trace dielectric losses at 1.5GHz. The trace equalization has three peak-gain settings. The maximum peak gain value is optimized for compensating the high-frequency losses associated with 25 inches of 5-mil stripline in FR4 material. For boards with different striplines or materials, users can experiment to find the EQ setting which optimizes their system performance. These settings are accessible via the serial host interface. Each serial digital input; DDI, DDI includes a pin EQn_EN to turn its trace equalizer on or off. When a pin EQn_EN is tied LOW or left unconnected, the trace equalization for input n is set to LOW. When an EQn_EN pin is tied HIGH, and input n is selected, the trace equalization for input n is set to Medium. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |