Electronic Components Datasheet Search
  English  ▼

X  

RF2705 Datasheet(PDF) 16 Page - RF Micro Devices

Part # RF2705
Description  LOW NOISE, MULTI-MODE, QUAD-BAND, QUADRATURE MODULATOR AND PA DRIVER
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RFMD [RF Micro Devices]
Direct Link  http://www.rfmd.com
Logo RFMD - RF Micro Devices

RF2705 Datasheet(HTML) 16 Page - RF Micro Devices

Back Button RF2705 Datasheet HTML 12Page - RF Micro Devices RF2705 Datasheet HTML 13Page - RF Micro Devices RF2705 Datasheet HTML 14Page - RF Micro Devices RF2705 Datasheet HTML 15Page - RF Micro Devices RF2705 Datasheet HTML 16Page - RF Micro Devices RF2705 Datasheet HTML 17Page - RF Micro Devices RF2705 Datasheet HTML 18Page - RF Micro Devices RF2705 Datasheet HTML 19Page - RF Micro Devices RF2705 Datasheet HTML 20Page - RF Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 24 page
background image
5-128
RF2705
Rev A4 041026
Pin
Function
Description
Interface Schematic
22
I SIG P
In-phase I channel positive baseband input port.
Best performance is achieved when the ISIGP and ISIGN are driven
differentially with a 1.2V common mode DC voltage. The recom-
mended differential drive level (VISIGP-VISIGN) is 1.2VP-P for EDGE,
0.8VP-P W-CDMA modulation and 1.0VP-P for GMSK modulation.
This input should be DC-biased at 1.2V. In sleep mode an internal FET
switch is opened, the input goes high impedance and the modulator is
de-biased.
Phase or amplitude errors between the ISIGP and ISIGN signals will
result in a common-mode signal which may result in an increase in the
even order distortion of the modulation in the output spectrum.
DC offsets between the ISIGP and ISIGN signals will result in
increased carrier leakage. Small DC offsets may be deliberately
applied between the ISIGP/ISIGN and QSIGP/QSIGN inputs to can-
cel out the LO leakage. The optimum corrective DC offsets will change
with mode, frequency and gain control.
Common-mode noise on the ISIGP and ISIGN should be kept low as it
may degrade the noise performance of the modulator.
Phase offsets from quadrature between the I and Q baseband signals
results in degrades sideband suppression.
23
I SIG N
In-phase I channel negative baseband input port. See pin 22.
See pin 22.
24
MODE B
Mode control pin. See the Logic Truth table.
CMOS Logic inputs: Logic 0=0V to 0.4V; Logic 1=1.4V to VCC.
See pin 6.
Pkg
Base
DIE FLAG
Ground for LO section, modular, biasing, variable gain amplifier, and
substrate.
V
CC2
x1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com