TPS65231 datasheet(13/30 Pages) TI1

13 / 30 page

VBCK3[1:0 ]

00 – 0%

01 – 5%

10 – 10%

11 – 15%

VBCK2[1:0 ]

00 – 0%

01 – 5%

10 – 10%

11 – 15%

VBUCK3

VBUCK2

VBUCK1

VCTRL pin

orVCTRL bit

Time

2222A

10K

47.5K

4.7K

TouC

USBFLG2/nINT

V6 V

3 .3V

2C BUS OPERATION

R/nW

ACK

Start

ACK

Stop

Slave Address + R/nW

Sub Address

Data

TPS65230, TPS65231

www.ti.com.................................................................................................................................... SLVSA10A – SEPTEMBER 2009 – REVISED SEPTEMBER 2009

I2C operation also offers output voltage adjustment options for BUCK2 and BUCK3. This is feature is useful to

reduce power dissipation in the system by lowering the supply voltages when the system is in idle state. Output

voltage can be scaled down by 5, 10 and 15% depending on the VBCKn[1:0] bit settings in the VADJUST

pulled low. This allows for fast output voltage transition without involvement of the I2C interface. Alternatively the

settings can be activated by setting the the VCTRLx bits of the ENABLE register.

Figure 4. BUCK2 and BUCK3 Output Voltages

Figure 5. Circuit for Level-Shifting and Inverting nINT Signal

The TPS65230 hosts a slave I2C interface that supports data rates up to 400 kbit/s and auto-increment

addressing and is compliant to I2C standard 3.0.

Figure 6. Subaddress in I2C Transmission

Start —

Start condition

G(3:0) —

Group ID: 1001

A(2:0) —

Device address: 000

R/nW —

Read/not write select bit

Submit Documentation Feedback

Product Folder Link(s): TPS65230 TPS65231

Not Recommended for New Designs

TPS65231 Datasheet(PDF) 13 Page - Texas Instruments

TPS65231 Datasheet(HTML) 13 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30

Datasheet Download

Link URL