Electronic Components Datasheet Search
  English  ▼

X  

AS7C1024A Datasheet(PDF) 4 Page - Alliance Semiconductor Corporation

Part # AS7C1024A
Description  5V/3.3V 128KX8 CMOS SRAM (Evolutionary Pinout)
PDF  9 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALSC [Alliance Semiconductor Corporation]
Direct Link  https://www.alliancememory.com
Logo ALSC - Alliance Semiconductor Corporation

AS7C1024A Datasheet(HTML) 4 Page - Alliance Semiconductor Corporation

  AS7C1024A Datasheet HTML 1Page - Alliance Semiconductor Corporation AS7C1024A Datasheet HTML 2Page - Alliance Semiconductor Corporation AS7C1024A Datasheet HTML 3Page - Alliance Semiconductor Corporation AS7C1024A Datasheet HTML 4Page - Alliance Semiconductor Corporation AS7C1024A Datasheet HTML 5Page - Alliance Semiconductor Corporation AS7C1024A Datasheet HTML 6Page - Alliance Semiconductor Corporation AS7C1024A Datasheet HTML 7Page - Alliance Semiconductor Corporation AS7C1024A Datasheet HTML 8Page - Alliance Semiconductor Corporation AS7C1024A Datasheet HTML 9Page - Alliance Semiconductor Corporation  
Zoom Inzoom in Zoom Outzoom out
 4 / 9 page
background image
AS7C1024A
AS7C31024A
9/26/02; 0.9.9
Alliance Semiconductor
P. 4 of 9
®
Key to switching waveforms
Read waveform 1 (address controlled)
Read waveform 2 (CE1, CE2, and OE controlled)
Read cycle (over the operating range)
Parameter
Symbol
-10
-12
-15
-20
Unit
Notes
Min
Max
Min
Max
Min
Max
Min
Max
Read cycle time
tRC
10
12
15
20
ns
Address access time
tAA
10
12
15
20
ns
3
Chip enable (CE1) access time
tACE1
10
12
15
20
ns
3, 12
Chip enable (CE2) access time
tACE2
10
12
15
20
ns
3, 12
Output enable (OE) access time
tOE
5
–6–7–8
ns
Output hold from address change
tOH
2–3–3–3
ns
5
CE1 Low to output in low Z
tCLZ1
0–0–0–0
ns
4, 5, 12
CE2 High to output in low Z
tCLZ2
0–0–0–0
ns
4, 5, 12
CE1 Low to output in high Z
tCHZ1
3
–3–4–5
ns
4, 5, 12
CE2 Low to output in high Z
tCHZ2
3
–3–4–5
ns
4, 5, 12
OE Low to output in low Z
tOLZ
0–0–0–0
ns
4, 5
OE High to output in high Z
tOHZ
3
–3–4–5
ns
4, 5
Power up time
tPU
0–0–0–0
ns
4, 5, 12
Power down time
tPD
10
12
15
20
ns
4, 5, 12
Undefined / don’t care
Falling input
Rising input
Address
DOUT
Data valid
tOH
tAA
tRC
supply
Current
CE2
OE
DOUT
tOE
tOLZ
tACE1, tACE2
tCHZ1, tCHZ2
tCLZ1, tCLZ2
tPU
tPD
ICC
ISB
50%
50%
Data valid
tRC1
CE1
tOHZ



Html Pages

1 2 3 4 5 6 7 8 9


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com