Electronic Components Datasheet Search
  English  ▼

X  

MT9072AB Datasheet(PDF) 120 Page - Zarlink Semiconductor Inc

Part # MT9072AB
Description  Octal T1/E1/J1 Framer
PDF  275 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ZARLINK [Zarlink Semiconductor Inc]
Direct Link  http://www.zarlink.com
Logo ZARLINK - Zarlink Semiconductor Inc

MT9072AB Datasheet(HTML) 120 Page - Zarlink Semiconductor Inc

Back Button MT9072AB Datasheet HTML 116Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 117Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 118Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 119Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 120Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 121Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 122Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 123Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 124Page - Zarlink Semiconductor Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 120 / 275 page
background image
MT9072
Data Sheet
120
Zarlink Semiconductor Inc.
Bit
Name
Functional Description
15-10
#
not used.
9CSIGEN
(0)
Common Channel Signaling Enable. Setting this bit enables common channel signaling in
conjunction with register Y0B. All other channels on the CSTo stream are tristate. Register
Y0B defines the map between CST and PCM stream.
8
RBEN
(0)
Robbed Bit Signaling Enable. Setting this bit multiplexes the AB or ABCD signaling bits
into bit position 8 of all DS0 channels every 6th frame. Signaling is only sent in channels for
which the CC bit in the per channel control word (Address Y90 - YA7) is set to 1.
7
not used
6RSDB
(0)
Receive Signaling Debounce. Setting this bit causes incoming signaling bits to be
debounced for a period of 6 to 9 milliseconds before reporting on CSTo streams or in the
Receive signaling Bits Registers..
5RFL
(0)
Receive Signaling Freeze Due to Loss. If one, the receive signaling is frozen if a receive
loss of signal is detected. The freeze is cleared upon clearance of Loss.
4
#
not used.
3-2
SM1-0
(00)
Signaling Message. These two bits are used to fill the vacant bit positions available on
CSTo when the MT9072 is operating on a D4 trunk. The first two bits of each reporting
nibble of CSTo contain the AB signaling bits. The last two will contain SM1 and SM0 (in that
order). When the MT9072 is connected to ESF trunks four signaling bits (ABCD) are
reported and the bits SM1-0 settings are ignored.
1-0
SIP1-0
Signaling Interrupt Period. These 2 bits determine the signaling Interrupt period due to the
Receive signaling changes. This 2 bits determine the duration of the signaling interrupt bit
CASRI(Y35).
00 2 Msec Period
01 8 Msec Period
10 16 Msec Period
Table 67 - Signaling Control Word (Y04) (T1)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com