 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
MT9072AB Datasheet(PDF) 260 Page - Zarlink Semiconductor Inc |
|
|
|||||||||||||||||||||||||||||
MT9072AB Datasheet(HTML) 260 Page - Zarlink Semiconductor Inc |
|
|
260 / 275 page  MT9072 Data Sheet 260 Zarlink Semiconductor Inc. 19.3 E1 Mode Figure 57 - Receive IMA Timing Figure 58 - Receive IMA Functional Timing Diagram AC Electrical Characteristics - Receive IMA Timing Characteristics Sym. Min. Typ. Max. Units Test Conditions 1RXDLC Clock Width High or Low tE4W 25 100 ns 2 Receive Basic Frame Pulse Delay tFD 50 ns 4 RXDLC Clock Delay tCD 50 125 ns 150 pF load on CSTo and DSTo MT9072 Outputs Data MT9072 Outputs Data Timeslot 0 Bit 7 Timeslot 31 Bit 0 VT tSOD VT PCM30 Receive Timeslots DSTo (Outputs) tCD VT tE4HW tE4LW Rxdlc Output VT EXcli Input RXBF Output TFD Note that the Transmit IMA mode uses Fpi Cki and DSTi and timing is indentical to the 2 Mb/s ST-BUS (See Figure 33) Timeslot 31 Bit 0 Timeslot 0 Bit 7 Timeslot 0 Bit 6 Timeslot 0 Bit 5 RXDLC RXBF E2i ST-BUS Bit Cells 2Mb/s |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
