Electronic Components Datasheet Search
  English  ▼

X  

TPS79601 Datasheet(PDF) 3 Page - Texas Instruments

Part # TPS79601
Description  ULTRALOW-NOISE, HIGH PSRR, FAST RF 1-A LOW-DROPOUT LINEAR REGULATORS
PDF  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TPS79601 Datasheet(HTML) 3 Page - Texas Instruments

  TPS79601 Datasheet HTML 1Page - Texas Instruments TPS79601 Datasheet HTML 2Page - Texas Instruments TPS79601 Datasheet HTML 3Page - Texas Instruments TPS79601 Datasheet HTML 4Page - Texas Instruments TPS79601 Datasheet HTML 5Page - Texas Instruments TPS79601 Datasheet HTML 6Page - Texas Instruments TPS79601 Datasheet HTML 7Page - Texas Instruments TPS79601 Datasheet HTML 8Page - Texas Instruments TPS79601 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 18 page
background image
www.ti.com
ABSOLUTE MAXIMUM RATINGS
PACKAGE DISSIPATION RATINGS
TPS79601, TPS79618, TPS79625
TPS79628, TPS79630, TPS79633
SLVS351D – SEPTEMBER 2002 – REVISED OCTOBER 2004
over operating temperature range (unless otherwise noted)(1)
UNIT
VIN range
-0.3 V to 6 V
VEN range
-0.3 V to VIN + 0.3 V
VOUT range
6 V
Peak output current
Internally limited
ESD rating, HBM
2 kV
ESD rating, CDM
500 V
Continuous total power dissipation
See Dissipation Ratings Table
Junction temperature range, TJ
-40
°C to 150°C
Storage temperature range, Tstg
-65
°C to 150°C
(1)
Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating
conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
PACKAGE
BOARD
RΘJC
RΘJA
DDPAK
High-K(1)
2
°C/W
23
°C/W
SOT223
Low-K(2)
15
°C/W
53
°C/W
3 x 3 SON
56.2
°C/W
(1)
The JEDEC high-K (2s2p) board design used to derive this data was a 3-inch x 3-inch (7,5-cm x 7,5-cm), multilayer board with 1 ounce
internal power and ground planes and 2 ounce copper traces on top and bottom of the board.
(2)
The JEDEC low-K (1s) board design used to derive this data was a 3-inch x 3-inch (7,5-cm x 7,5-cm), two-layer board with 2 ounce
copper traces on top of the board.
3



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com