Electronic Components Datasheet Search
  English  ▼

X  

SDA9401 Datasheet(PDF) 8 Page - List of Unclassifed Manufacturers

Part # SDA9401
Description  Scan Rate Converter using Embedded DRAM Technology Units
PDF  69 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC - List of Unclassifed Manufacturers

SDA9401 Datasheet(HTML) 8 Page - List of Unclassifed Manufacturers

Back Button SDA9401 Datasheet HTML 4Page - List of Unclassifed Manufacturers SDA9401 Datasheet HTML 5Page - List of Unclassifed Manufacturers SDA9401 Datasheet HTML 6Page - List of Unclassifed Manufacturers SDA9401 Datasheet HTML 7Page - List of Unclassifed Manufacturers SDA9401 Datasheet HTML 8Page - List of Unclassifed Manufacturers SDA9401 Datasheet HTML 9Page - List of Unclassifed Manufacturers SDA9401 Datasheet HTML 10Page - List of Unclassifed Manufacturers SDA9401 Datasheet HTML 11Page - List of Unclassifed Manufacturers SDA9401 Datasheet HTML 12Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 69 page
background image
SDA 9401
Micronas
8
Preliminary Data Sheet
5
Pin description
S: supply,
I: input,
O: output,
TTL: digital (TTL)
ANA: analog
PD: pull down
Pin No.
Name
Type
Description
2,8,24,42,55
VSS1
S
Supply voltage ( VSS = 0 V )
9,25,41,56
VDD1
S
Supply voltage ( VDD = 3.3 V )
36,52,58
VSS2
S
Supply voltage ( VSS = 0 V )
35,51,53,57,
59
VDD2
S
Supply voltage ( VDD = 3.3 V )
43,..,50
YIN0...7
I/TTL
Data input Y (see input data format)
31,..,34;37,...,
40
UVIN0...7
I/TTL
PD
Data input UV (for 4:2:2 parallel, see input data format)
(for CCIR 656, see input data format)
30
RESET
I/TTL
System reset. The RESET input is low active. In order to
ensure correct operation a "Power On Reset" must be
performed. The RESET pulse must have a minimum
duration of two clock periods of the system clock CLK1.
23
HIN
I/TTL
PD
H-Sync input
(only for full CCIR 656)
22
VIN
I/TTL
PD
V-Sync input
(only for full CCIR 656)
29
SYNCEN
I/TTL
Synchronization enable input
21
SDA
I/O
I2C-Bus data line (5V ability)
20
SCL
I
I2C-Bus clock line (5V ability)
54
CLK1
I/TTL
System clock 1
17,..,10
UVOUT0...7
O/TTL Data output UV (see output data format)
7,..,3;1;64;63 YOUT0...7
O/TTL Data output Y (see output data format)
62
HREF
O/TTL Horizontal active video output
61
VOUT
I/TTL
V-Sync output
60
HOUT
I/TTL
H-Sync output
18
INTERLACED O/TTL Interlace signal for AC coupled vertical deflection
28
X1 / CLK2
I/TTL
Crystal connection / System clock 2
27
X2
O/ANA Crystal connection
26
CLKOUT
O/TTL Clock output (depends on I²C parameters CLK11EN,
CLK21EN, see also
Clock concept on page 27)
19
TEST
I/TTL
Test input, connect to VSS for normal operation



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com