VN7140ASTR datasheet(16/55 Pages) STMICROELECTRONICS

16 / 55 page

Electrical specification

VN7140AJ, VN7140AS

16/55

DocID027401 Rev 3

7 V < VCC < 18 V; -40°C < Tj < 150°C

Symbol

Parameter

Test conditions

Min.

Typ.

Max.

Unit

Transfer function

VSENSE_TC (T) = VSENSE_TC (T0) + dVSENSE_TC / dT * (T - T0)

VCC supply voltage analog feedback (VN7140AJ only)

VSENSE_VCC

MultiSense output

voltage

proportional to VCC

supply voltage

VCC = 13 V; VSEn = 5 V;

VSEL0 = 5 V; VSEL1 = 5 V; VIN

= 0 V; RSENSE = 1

kΩ

3.16

3.23

3.3

Transfer function (3)

VSENSE_VCC = VCC / 4

Fault diagnostic feedback (see Table 10: "Truth table")

VSENSEH

MultiSense output

voltage in fault

condition

VCC = 13 V; VIN = 0 V;

VSEn = 5 V; VSEL0 = 0 V;

VSEL1 = 0 V; IOUT = 0 A;

VOUT = 4 V; RSENSE = 1

kΩ;

6.6

ISENSEH

MultiSense output

current in fault

condition

VCC = 13 V; VSENSE = 5 V

MultiSense timings (current sense mode - see Figure 7: "MultiSense timings (current sense

mode)")(4)

tDSENSE1H

Current sense

settling time from

rising edge of SEn

VIN = 5 V; VSEn = 0 V to 5 V;

RSENSE = 1

kΩ; RL = 13 Ω

µs

tDSENSE1L

Current sense

disable delay time

from falling edge of

SEn

VIN = 5 V; VSEn = 5 V to 0 V;

RSENSE = 1

kΩ; RL = 13 Ω

µs

tDSENSE2H

Current sense

settling time from

rising edge of

INPUT

VIN = 0 V to 5 V; VSEn = 5 V;

RSENSE = 1

kΩ; RL = 13 Ω

100

250

µs

ΔtDSENSE2H

Current sense

settling time from

rising edge of IOUT

(dynamic response

to a step change of

IOUT)

VIN = 5 V; VSEn = 5 V;

RSENSE = 1

kΩ; ISENSE

= 90 % of ISENSEMAX;

RL = 13

100

µs

tDSENSE2L

Current sense turn-

off delay time from

falling edge of

INPUT

VIN = 5 V to 0 V; VSEn = 5 V;

RSENSE = 1

kΩ; RL = 13 Ω

250

µs

MultiSense timings (chip temperature sense mode - see Figure 8: "Multisense timings (chip

temperature and VCC sense mode) (VN7140AJ only)") (VN7140AJ only)(4)

tDSENSE3H

VSENSE_TC settling

time from rising

edge of SEn

VSEn = 0 V to 5 V;

VSEL0 = 0 V; VSEL1 = 5 V;

RSENSE = 1

kΩ

µs

tDSENSE3L

VSENSE_TC disable

delay time from

falling edge of SEn

VSEn = 5 V to 0 V;

VSEL0 = 0 V; VSEL1 = 5 V;

RSENSE = 1

kΩ

µs

VN7140ASTR Datasheet(PDF) 16 Page - STMicroelectronics

VN7140ASTR Datasheet(HTML) 16 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55

Datasheet Download

Link URL