CMOS 2-WIRE SERIAL EEPROM

S-24C01A/02A/04A

Seiko Instruments Inc.

13

7.3 Sequential Read

When the EEPROM receives a 7-bit length device address and a 1-bit read/write instruction code "1" in

both current and random read operations, following the start condition signal, it outputs the

acknowledgment signal

When 8-bit length data is output from the EEPROM, in synchronization with the SCL clock, the memory

address counter inside the EEPROM is automatically incremented at the falling edge of the SCL clock, by

which the 8th data is output.

When the master device transmits the acknowledgment signal, the next memory address data is output.

When the master device transmits the acknowledgment signal, the memory address counter inside the

EEPROM is incremented and read data in succession. This is called "Sequential Read."

When the master device does not output an acknowledgement signal and transmits the stop condition

signal, the read operation is finished.

Data can be read in the "Sequential Read" mode in succession. When the memory address counter

reaches the last word address, it rolls over to the first memory address.

Figure 14 Sequential Read

R

E

A

D

S

T

O

P

DEVICE

ADDRES

R

/

W

ADR INC

D7

D0

A

C

K

A

C

K

A

C

K

1

D7

D0

ADR INC

A

C

K

ADR INC

SDA LINE

DATA (n)

D7

D0

D7

D0

DATA (n+1)

DATA (n+2)

DATA (n+x)

NO ACK from

Master Device

ADR INC