ADE9078ACPZ datasheet(92/108 Pages) AD

92 / 108 page

Data Sheet

ADE9078

Rev. 0| Page 91 of 107

Addr. Name

Bits

Bit Name

Settings Description

Reset

Access

REVPSUM3

This bit is set to indicate if the CF3 polarity

changed sign. See REVPSUM4.

0x0

R/W1

REVPSUM2

This bit is set to indicate if the CF2 polarity

changed sign. See REVPSUM4.

0x0

R/W1

REVPSUM1

This bit is set to indicate if the CF1 polarity

changed sign. See REVPSUM4.

0x0

R/W1

REVRPC

This bit indicates if the Phase C total or

fundamental reactive power has changed sign.

The PWR_SIGN_SEL bit in the EP_CFG register

selects whether total or fundamental reactive

power is monitored. This bit is updated when the

power values in the xVAR_ACC and xFVAR_ACC

registers have been updated, after PWR_TIME

4 kSPS samples.

0x0

R/W1

REVRPB

This bit indicates if the Phase B total or

fundamental reactive power has changed sign.

See REVRPC.

0x0

R/W1

REVRPA

This bit indicates if the Phase A total or

fundamental reactive power has changed sign.

See REVRPC.

0x0

R/W1

REVAPC

This bit indicates if the Phase C total active power

has changed sign. This bit is updated when the

power values in the xWATT_ACC and xWATT_ACC

registers have been updated, after PWR_TIME

4 kSPS samples.

0x0

R/W1

REVAPB

This bit indicates if the Phase B total active power

has changed sign. See REVAPC.

0x0

R/W1

REVAPA

This bit indicates if the Phase A total active power

has changed sign. See REVAPC.

0x0

R/W1

EGYRDY

This bit is set when the power values in the

xWATTHR, xVAHR, xVARHR, xFVARHR registers

have been updated, after EGY_TIME 4 kSPS

samples or line cycles, depending on the

EGY_TMR_MODE bit in the EP_CFG register.

0x0

R/W1

0x403 STATUS1

ERROR3

This bit indicates an error and generates a non-

maskable interrupt. Issue a software or hardware

reset to clear this error.

0x0

R/W1

ERROR2

This bit indicates that an error was detected and

corrected. No action is required.

0x0

R/W1

ERROR1

This bit indicates an error and generates a non-

maskable interrupt. Issue a software or hardware

reset to clear this error.

0x0

ERROR0

This bit indicates an error and generates a non-

maskable interrupt. Issue a software or hardware

reset to clear this error.

0x0

CRC_DONE

This bit is set to indicate when the configuration

writing the FORCE_CRC_UPDATE bit in the

CRC_FORCE register.

0x0

R/W1

CRC_CHG

This bit is set if any of the registers monitored by

the configuration register CRC change value. The

CRC_RSLT register holds the new configuration

0x0

R/W1

[25:19] RESERVED

Reserved.

0x0

ADE9078ACPZ Datasheet(PDF) 92 Page - Analog Devices

ADE9078ACPZ Datasheet(HTML) 92 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL