ADE9078ACPZ datasheet(97/108 Pages) AD

97 / 108 page

ADE9078

Data Sheet

Rev. 0 | Page 96 of 107

Addr. Name

Bits

Bit Name

Settings Description

Reset

Access

ZXTOVA

Set this bit to set an interrupt when there is a zero

crossing timeout on Phase A. This means that a

zero crossing on the Phase A voltage is missing.

0x0

R/W

RESERVED

Reserved.

0x0

RFNOLOAD

Set this bit to set an interrupt when one or more

phase total reactive energy enters or exits the no

load condition.

0x0

R/W

RESERVED

Reserved.

0x0

VANLOAD

Set this bit to set an interrupt when one or more

phase total apparent energy enters or exits the no

load condition.

0x0

R/W

RNLOAD

Set this bit to set an interrupt when one or more

phase total reactive energy enters or exits the no

load condition.

0x0

R/W

ANLOAD

Set this bit to set an interrupt when one or more

phase total active energy enters or exits the no

load condition.

0x0

R/W

0x407 EVENT_MASK

[31:17] RESERVED

Reserved.

0x0

DREADY

Set this bit to enable the EVENT pin to go low

when new waveform samples are ready. The

update rate depends on the data selected in the

WF_SRC bits in the WFB_CFG register.

0x0

R/W

RESERVED

Reserved.

0x0

RFNOLOAD

Set this bit to enable the EVENT pin to go low

when one or more phases of fundamental reactive

energy accumulation goes into no load.

0x0

R/W

RESERVED

Reserved.

0x0

VANLOAD

Set this bit to enable the EVENT pin to go low

when one or more phases of total apparent

energy accumulation goes into no load.

0x0

R/W

RNLOAD

Set this bit to enable the EVENT pin to go low

when one or more phases of total reactive energy

accumulation goes into no load.

0x0

R/W

ANLOAD

Set this bit to enable the EVENT pin to go low

when one or more phases of total active energy

accumulation goes into no load.

0x0

R/W

REVPSUM4

Set this bit to enable the EVENT pin to go low to

indicate if the last CF4 pulse was from negative

energy. This bit is updated when a CF4 pulse is

output, when the CF4 pin goes from high to low.

0x0

R/W

REVPSUM3

Set this bit to enable the EVENT pin to go low to

indicate if the last CF3 pulse was from negative

energy. This bit is updated when a CF3 pulse is

output, when the CF3 pin goes from high to low.

0x0

R/W

REVPSUM2

Set this bit to enable the EVENT pin to go low to

indicate if the last CF2 pulse was from negative

energy. This bit is updated when a CF2 pulse is

output, when the CF2 pin goes from high to low.

0x0

R/W

REVPSUM1

Set this bit to enable the EVENT pin to go low to

indicate if the last CF1 pulse was from negative

energy. This bit is updated when a CF1 pulse is

output, when the CF1 pin goes from high to low.

0x0

R/W

[5:0]

RESERVED

Reserved.

0x0

ADE9078ACPZ Datasheet(PDF) 97 Page - Analog Devices

ADE9078ACPZ Datasheet(HTML) 97 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL