Electronic Components Datasheet Search
  English  ▼

X  

AD9528 Datasheet(PDF) 51 Page - Analog Devices

Part # AD9528
Description  Maximum output frequency
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9528 Datasheet(HTML) 51 Page - Analog Devices

Back Button AD9528 Datasheet HTML 47Page - Analog Devices AD9528 Datasheet HTML 48Page - Analog Devices AD9528 Datasheet HTML 49Page - Analog Devices AD9528 Datasheet HTML 50Page - Analog Devices AD9528 Datasheet HTML 51Page - Analog Devices AD9528 Datasheet HTML 52Page - Analog Devices AD9528 Datasheet HTML 53Page - Analog Devices AD9528 Datasheet HTML 54Page - Analog Devices AD9528 Datasheet HTML 55Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 51 / 68 page
background image
AD9528
Data Sheet
Rev. C | Page 50 of 67
Addr
(Hex)
Register Name
Bit 7 (MSB)
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0 (LSB)
Default
Value
(Hex)
0x0315
Channel Output 7
Channel control, Bits[2:0]
Fine analog
delay enable
Fine analog delay, Bits[3:0]
0x40
0x0316
Output format, Bits[1:0]
Coarse digital delay, Bits[5:0]
0x00
0x0317
Divide ratio, Bits[7:0]
0x00
0x0318
Channel Output 8
Channel control, Bits[2:0]
Fine analog
delay enable
Fine analog delay, Bits[3:0]
0x00
0x0319
Output format, Bits[1:0]
Coarse digital delay, Bits[5:0]
0x00
0x031A
Divide ratio, Bits[7:0]
0x04
0x031B
Channel Output 9
Channel control, Bits[2:0]
Fine analog
delay enable
Fine analog delay, Bits[3:0]
0x40
0x031C
Output format, Bits[1:0]
Coarse digital delay, Bits[5:0]
0x00
0x031D
Divide ratio, Bits[7:0]
0x00
0x031E
Channel Output 10
Channel control, Bits[2:0]
Fine analog
delay enable
Fine analog delay, Bits[3:0]
0x00
0x031F
Output format, Bits[1:0]
Coarse digital delay, Bits[5:0]
0x00
0x0320
Divide ratio, Bits[7:0]
0x04
0x0321
Channel Output 11
Channel control, Bits[2:0]
Fine analog
delay enable
Fine analog delay, Bits[3:0]
0x40
0x0322
Output format, Bits[1:0]
Coarse digital delay, Bits[5:0]
0x00
0x0323
Divide ratio [7:0]
0x00
0x0324
Channel Output 12
Channel control, Bits[2:0]
Fine analog
delay enable
Fine analog delay, Bits[3:0]
0x20
0x0325
Output format, Bits[1:0]
Coarse digital delay, Bits[5:0]
0x00
0x0326
Divide ratio, Bits[7:0]
0x00
0x0327
Channel Output 13
Channel control, Bits[2:0]
Fine analog
delay enable
Fine analog delay, Bits[3:0]
0x20
0x0328
Output format, Bits[1:0]
Coarse digital delay, Bits[5:0]
0x00
0x0329
Divide ratio, Bits[7:0]
0x00
Sync Control
0x032A Distribution sync
Reserved
Sync outputs 0x00
0x032B
Ignore sync enable
Channel 7
ignore sync
Channel 6
ignore sync
Channel 5
ignore sync
Channel 4
ignore sync
Channel 3
ignore sync
Channel 2
ignore sync
Channel 1
ignore sync
Channel 0
ignore sync
0x00
0x032C
Reserved
PLL2 feedback
N2 divider
ignore sync
Channel 13
ignore sync
Channel 12
ignore sync
Channel 11
ignore sync
Channel 10
ignore sync
Channel 9
ignore sync
Channel 8
ignore sync
0x00
0x032D SYSREF Bypass
resample control
Channel 6
bypass SYSREF
resample
Channel 5
bypass SYSREF
resample
Channel 4
bypass SYSREF
resample
Channel 3
bypass SYSREF
resample
Channel 2
bypass SYSREF
resample
Channel 1
bypass SYSREF
resample
Channel 0
bypass SYSREF
resample
Enable VCXO
receiver path
to distribution
0x00
0x032E
Reserved
Channel 13
bypass SYSREF
resample
Channel 12
bypass SYSREF
resample
Channel 11
bypass SYSREF
resample
Channel 10
bypass SYSREF
resample
Channel 9
bypass SYSREF
resample
Channel 8
bypass SYSREF
resample
Channel 7
bypass SYSREF
resample
0x00
SYSREF Control
0x0400
SYSREF pattern
generator K divider
K divider, Bits[7:0]
0x00
0x0401
K divider, Bits[15:8]
0x00
0x0402
SYSREF control
SYSREF
request
method
SYSREF pattern generator
trigger control, Bits[1:0]
SYSREF pattern
generator
clock source
Resample
clock source
for external
SYSREF
SYSREF test mode, Bits[1:0]
SYSREF reset
0x00
0x0403
SYSREF source, Bits[1:0]
SYSREF pattern generator
mode, Bits[1:0]
N-shot mode, Bits[2:0]
SPI SYSREF
request
0x00
0x0404
SYSREF_IN receiver
control
Reserved
SYSREF IN
receiver
power-down
Single-ended
source
negative input
(CMOS mode)
SYSREF
differential
receiver
enable
0x04



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com