| Electronic Components Datasheet Search |
|
ML9484 Datasheet(PDF) 9 Page - LAPIS Semiconductor Co., Ltd. |
|
|
|||||||||||||||||||||||||||||
ML9484 Datasheet(HTML) 9 Page - LAPIS Semiconductor Co., Ltd. |
|
9 / 29 page ![]() FEDL9484-01 ML9484 9/29 PIN DESCRIPTIONS Pad number Symbol I/O Description 1 to 50 SEG1 to SEG50 O Outputs for LCD display. Connected to the segment pins on the LCD panel. In the display off mode, all the outputs are fixed to GND. 51 to 54 COM1 to COM4 O Outputs for LCD display. Connected to the common pins on the LCD panel. In the display off mode, all the outputs are fixed to GND. 55 VLCD - Power supply pin for LCD driver. 56 VDD - Power supply pin for logic circuit. 57 OSC I/E I This input selects whether to use the external clock input mode or to use the Internal oscillation mode. It has a schmitt circuit. When this pin is "H", the mode is the Internal Rf oscillation mode. When this pin is "L", the mode is the external clock input mode. 58 TEST I IC test pin. Has a pull-down resistor built-in. Use it as it is connected to GND. 59 GND - Ground pin. 60 OSC I Pin for oscillation. Has a Schmitt circuit built-in. Internal Rf oscillation mode: Set the OSCI/E pin to "H", open the OSC pin. External clock input mode: Set the OSCI/E pin to "L", input the external clock to the OSC pin. 61 RESETB I Reset signal input pin for initializing inside the IC. It has a schmitt circuit. The "L" level enables the reset. This pin has an Internal pull-up resistor. The power-on reset operation is available by connecting an external capacitor. *1 62 LOAD I Input pin for the load signal of display data. It has a schmitt circuit. The display data in the shift register is transmitted as is to the segment driver for the "H" duration. When this pin is brought into "L", the shift register is disconnected from the segment driver. The display data in the shift register immediately before it become "L" is held in the data latch and transmitted to the segment driver. 63 CLOCK I Shift clock input pin for display data. It has a schmitt circuit. The display data input to the DATA pin is serially input to the shift register at the CLOCK signal rise. 64 DATA I Display data input pin. It has a schmitt circuit. Input the display data in the order of SEG50, SEG49, ... , SEG2, and SEG1. The display data turns on at "H" and turns off at "L". *1: Reset circuit configuration RESETB VDD CRST |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |