Electronic Components Datasheet Search
  English  ▼

X  

S2-LP Datasheet(PDF) 73 Page - STMicroelectronics

Part # S2-LP
Description  Excellent receiver selectivity and blocking
PDF  90 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

S2-LP Datasheet(HTML) 73 Page - STMicroelectronics

Back Button S2-LP Datasheet HTML 69Page - STMicroelectronics S2-LP Datasheet HTML 70Page - STMicroelectronics S2-LP Datasheet HTML 71Page - STMicroelectronics S2-LP Datasheet HTML 72Page - STMicroelectronics S2-LP Datasheet HTML 73Page - STMicroelectronics S2-LP Datasheet HTML 74Page - STMicroelectronics S2-LP Datasheet HTML 75Page - STMicroelectronics S2-LP Datasheet HTML 76Page - STMicroelectronics S2-LP Datasheet HTML 77Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 73 / 90 page
background image
S2-LP
MCU interface
DocID029944 Rev 1
73/90
Bit
Events group
Interrupt event
4
CRC error
5
TX FIFO underflow/overflow error
6
RX FIFO underflow/overflow error
7
TX FIFO almost full
8
TX FIFO almost empty
9
RX FIFO almost full
10
RX FIFO almost empty
11
Max. number of back-off during CCA
12
Signal quality related
Valid preamble detected
13
Sync word detected
14
RSSI above threshold (CS)
15
Device status related
Wake-up timeout in LDCR mode(1)
16
READY(2)
17
STANDBY state switching in progress
18
Low battery level
19
Power-on reset
28
Timer related
RX timer timeout
29
Sniff timer timeout
Notes:
(1)The interrupt flag n.15 is set (and consequently the interrupt request) only when the XO clock is available for the
state machine. This time may be delayed compared to the actual timer expiration. However, the real time event
can be sensed putting the end-of-counting signal on a GPIO output.
(2)The interrupt flag n.16 is set each time the S2-LP goes to READY state and the XO has completed its setting
transient (XO ready condition detected).
All interrupts are reported on a set of interrupt status registers and are individually
maskable. The interrupt status register must be cleared upon a read event from the MCU.
The status of all the interrupts are reported in the IRQ_STATUS register: bits are high for
the events that have generated any interrupts. The interrupts are individually maskable
using the IRQ_MASK registers: if the mask bit related to a particular event is programmed
at 0, that event does not generate any interrupt request.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com