 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
PC87360 Datasheet(PDF) 164 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87360 Datasheet(HTML) 164 Page - National Semiconductor (TI) |
|
|
164 / 168 page  10.0 Device Characteristics (Continued) 164 www.national.com 10.4.6 Modem Control Timing 10.4.7 FDC Write Data Timing tDRP tICP tWDW Values Symbol Parameter Min Max Unit tHL RI2,1 High to Low Transition 10 ns tLH RI2,1 Low to High Transition 10 ns tSIM Delay to Set IRQ from Modem Input 40 ns Symbol Parameter Min Max Unit tHDH HDSEL Hold from WGATE InactiveNote 1. Note 1. Not tested. Guaranteed by design. 100 µs tHDS HDSEL Setup to WGATE ActiveNote 1. 100 µs tWDW Write Data Pulse Width See tDRP,tICP and tWDW values in table below Data Rate tDRP tICP tICP Nominal tWDW tWDW Minimum Unit 1 Mbps 1000 6xtCP Note 1. Note 1. tCP is the clock period defined in the LCLK and LRESET section of this chapter. 125 2 x tICP 250 ns 500 Kbps 2000 6xtCP Note 1. 125 2 x tICP 250 ns 300 Kbps 3333 10xtCP Note 1. 208 2 x tICP 375 ns 250 Kbps 4000 12xtCP Note 1. 250 2 x tICP 500 ns CTS, DSR, DCD INTERRUPT (Read MSR) RI tSIM tSIM tSIM tHL tLH (Read MSR) tHDS tHDH tWDW HDSEL WGATE WDATA |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
