DM8147SCIS0 datasheet(5/377 Pages) TI1

5 / 377 page

TMS320DM8148, TMS320DM8147

www.ti.com

SPRS647E – MARCH 2011 – REVISED DECEMBER 2013

•

Eight 32-bit general-purpose timers

•

System watchdog timer

•

Dual DDR2, and DDR3 SDRAM interfaces

•

Flexible 8- or 16-bit asynchronous memory interface

•

Two Controller Area Network (DCAN) modules

•

Spin Lock

•

Mailbox

•

Serial Hard Disk Drive Interface (SATA 300)

The TMS320DM814x DaVinci video processors also include a high-definition video and imaging

coprocessor 2 (HDVICP2), and an SGX530 3D graphics engine to off-load many video and imaging

processing tasks from the DSP core, making more DSP MIPS available for common video and imaging

algorithms. Additionally, it has a complete set of development tools for both the ARM and DSP, which

include C compilers, a DSP assembly optimizer to simplify programming and scheduling, and a Microsoft®

Windows® debugger interface for visibility into source code execution.

The C674x DSP core is the high-performance floating-point DSP generation in the TMS320C6000 DSP

platform and is code-compatible with previous generation C64x Fixed-Point and C67x Floating-Point DSP

generation. The C674x Floating-Point DSP processor uses 32KB of L1 program memory with EDC and

32KB of L1 data memory. Up to 32KB of L1P can be configured as program cache. The remaining

memory is noncacheable no-wait-state program memory. Up to 32KB of L1D can be configured as data

cache. The remaining memory is noncacheable no-wait-state data memory. The DSP has 256KB of L2

RAM with ECC, which can be defined as SRAM, L2 cache, or a combination of both. All C674x L3 and off-

chip memory accesses are routed through an MMU.

High-Performance System-on-Chip (SoC)

Submit Documentation Feedback

Product Folder Links: TMS320DM8148 TMS320DM8147

DM8147SCIS0 Datasheet(PDF) 5 Page - Texas Instruments