| Electronic Components Datasheet Search |
|
TMS320VC5470 Datasheet(PDF) 52 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TMS320VC5470 Datasheet(HTML) 52 Page - Texas Instruments |
|
52 / 93 page ![]() MCU Subsystem Functional Overview 42 December 2001 – Revised December 2002 SPRS017B Some tools that only understand one type of processor may be configured for use with 5470 even when other devices are on the ASIC scan chain. This is done by instructing the tools to place the other “unrecognized” devices on the JTAG scan chain in their “BYPASS” modes. While the exact configuration methods are beyond the scope of this document, the key is to understand the length of the instruction registers for the TAP controllers so that the correct BYPASS instructions can be issued. For the 5470, this methodology would only apply to the 5470 emulation mode where all three TAP controllers are in the JTAG scan chain (EMU1 = EMU0 = ’1’ at TRST rising edge). The JTAG TAP controller instruction register lengths are listed in Table 4–8. Table 4–8. JTAG TAP Controller Instruction Register Lengths INSTRUCTION REGISTER LENGTH JTAG TAP CONTROLLER 4 bits ARM7TDMIE core 8 bits C54x DSP core 8 bits ASIC Logic TAP Controller |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |