VT82C586B datasheet(17/69 Pages) ETC

17 / 69 page

9,$7HFKQRORJLHV,QF

VT82C586B

Revision 1.0 May 13, 1997

-11-

Pinouts

XD Interface

Signal Name

Pin No.

I/O

Signal Description

XD7-0,

EXTSMI7-3#,

GPI7-0,

GPO7-0,

Power-up Straps

122

121

119

118

117

116

114

113

Multifunction Pins

X-bus Data Bus. For connection to external X-Bus devices (e.g. BIOS ROM)

External SMI Inputs. External SCI/SMI ports.

General Purpose Inputs. GPIO3_CFG bit low (pin 92 = GPI_RE#)

General Purpose Outputs. GPIO4_CFG bit low (pin 136 = GPO_WE)

Power-up Strap Option Inputs. (see Configuration Register Offset 5Ah)

XD0: 0/1 - Disable/enable internal KBC

XD1: 0/1 - Disable/enable internal PS/2 Mouse

XD2: 0/1 - Disable/enable internal RTC

XD4~XD7: RP13~RP16 for internal KBC

XDIR

112

X-Bus Data Direction. XDIR is tied directly to the direction control of a 74F245

transceiver that buffers the X-Bus data and ISA-Bus data (the output enable of the

transceiver should be grounded). SD0-7 connect to the “A” side of the transceiver

and XD0-7 connect to the “B” side. XDIR high indicates that SD0-7 drives XD0-7.

ROMCS# /

KBCS#

135

Multifunction Pin. ROM Chip Select / Keyboard Controller Chip Select.

ISA memory cycle: ROMCS#. Chip Select to the BIOS ROM.

ISA I/O cycle: KBCS#. Chip Select to the external keyboard controller.

General Purpose I/O

Signal Name

Pin No.

I/O

Signal Description

GPIO0 /

EXTSMI0#

General Purpose I/O 0: General Purpose I/O with external SCI/SMI capability.

This pin sits on the VDD-5VSB power plane and is available even under soft-off

state.

GPIO1 /

EXTSMI1# /

I2CD1 (Clock)

General Purpose I/O 1: General Purpose I/O with external SCI/SMI capability.

Can be used along with pin 88 as an I

2C pair (by software convention this pin is

defined as clock).

GPIO2 /

EXTSMI2# /

I2CD2 (Data)

General Purpose I/O 2: General Purpose I/O with external SCI/SMI capability.

Can be used along with pin 87 as an I

2C pair (by software convention this pin is

defined as data).

GPIO3 /

EXTSMI3# /

GPI_RE#

Multifunction Pin (per GPIO3 Configuration Bit: Function 3 Rx40 bit-6)

GPIO3 Configuration bit high: General Purpose I/O 3: General Purpose I/O with

external SCI/SMI capability.

GPIO3 Configuration bit low: Read Enable for General Purpose Inputs:

Connects to the output enable (OE# pin) of the external 244 buffers whose data pins

connect to SD15-8 and XD7-0 for GPI15-0.

GPIO4 /

EXTSMI4# /

GPO_WE

136

Multifunction Pin (per GPIO4 Configuration Bit: Function 3 Rx40 bit-7)

GPIO4 Configuration bit high: General Purpose I/O 4: General Purpose I/O with

external SCI/SMI capability.

GPIO4 Configuration bit low: Write Enable for General Purpose Outputs:

Connects to the latch enable (LE pin) of the external 373 latches whose data pins

connect to SD15-8 and XD7-0 for GPO15-0.

VT82C586B Datasheet(PDF) 17 Page - List of Unclassifed Manufacturers

VT82C586B Datasheet(HTML) 17 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69

Datasheet Download

Link URL