Electronic Components Datasheet Search
  English  ▼

X  

HD64646FS Datasheet(PDF) 42 Page - Hitachi Semiconductor

Part # HD64646FS
Description  LCTC (LCD Timing Controller)
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HITACHI [Hitachi Semiconductor]
Direct Link  http://www.renesas.com/eng
Logo HITACHI - Hitachi Semiconductor

HD64646FS Datasheet(HTML) 42 Page - Hitachi Semiconductor

Back Button HD64646FS Datasheet HTML 38Page - Hitachi Semiconductor HD64646FS Datasheet HTML 39Page - Hitachi Semiconductor HD64646FS Datasheet HTML 40Page - Hitachi Semiconductor HD64646FS Datasheet HTML 41Page - Hitachi Semiconductor HD64646FS Datasheet HTML 42Page - Hitachi Semiconductor HD64646FS Datasheet HTML 43Page - Hitachi Semiconductor HD64646FS Datasheet HTML 44Page - Hitachi Semiconductor HD64646FS Datasheet HTML 45Page - Hitachi Semiconductor HD64646FS Datasheet HTML 46Page - Hitachi Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 50 page
background image
HD64645/64646
42
Electrical Characteristics
DC Characteristics (V
CC = 5.0V ±10%, GND = 0V, Ta = –20°C to +75°C, unless otherwise noted)
Item
Symbol
Min
Typ
Max
Unit
Test Condition
Input high
voltage
RES, MODE,
SK0, SK1
VIH
V
CC – 0.5
V
CC + 0.3
V
DCLK, ON/
OFF
2.2
V
CC + 0.3
V
All others
2.0
V
CC + 0.3
V
Input low
voltage
All others
VIL
–0.3
0.8
V
Output high
TTL interface*
1
VOH
2.4
V
I
OH = –400 µA
voltage
CMOS interface*
1
V
CC – 0.8
V
I
OH = –400 µA
Output low
TTL interface
VOL
0.4
V
I
OL = 1.6 mA
voltage
CMOS interface
0.8
V
I
OL = 400 µA
Input leakage
current
All inputs except
DB0–DB7
I
IL
–2.5
+2.5
µA
Three state
(off-state)
leakage current
DB0–DB7
I
TSL
–10
+10
µA
Current
dissipation*
2
I
CC
10
mA
Notes: 1. TTL Interface; MA0–MA15, RA0–RA4, DISPTMG, CUDISP, DB0–DB7, MCLK
C-MOS Interface; LU0–LU3, LD0–LD3, CL1, CL2, M, FLM
2. Input/output current is excluded. When input is at the intermediate level with CMOS, excessive
current flows through the input circuit to power supply. Input level must be fixed at high or low to
avoid this condition.
3. If the capacitive loads of LU0–LU3 and LD0–LD3 exceed the rating, noise over 0.8 V may be
produced on CUDISP, DISPTMG, MCLK, FLM and M. In case the loads of LU0–LU3 and LD0–
LD3 are larger than the ratings, supply signals to the LCD module through buffers.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com