Electronic Components Datasheet Search
  English  ▼

X  

PC87410 Datasheet(PDF) 11 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # PC87410
Description  PC87410 PCI-IDE Interface Controller
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

PC87410 Datasheet(HTML) 11 Page - National Semiconductor (TI)

Back Button PC87410 Datasheet HTML 7Page - National Semiconductor (TI) PC87410 Datasheet HTML 8Page - National Semiconductor (TI) PC87410 Datasheet HTML 9Page - National Semiconductor (TI) PC87410 Datasheet HTML 10Page - National Semiconductor (TI) PC87410 Datasheet HTML 11Page - National Semiconductor (TI) PC87410 Datasheet HTML 12Page - National Semiconductor (TI) PC87410 Datasheet HTML 13Page - National Semiconductor (TI) PC87410 Datasheet HTML 14Page - National Semiconductor (TI) PC87410 Datasheet HTML 15Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 16 page
background image
Relation Table for INTA INTB IRQ1415 with HEADER and channel IO base registers
Condition
Outcome
When chip is disabled (HEADER is ‘‘don’t care’’) and
IRQ14 off
the setting of channel 01 IO base register setting is
IRQ15 off
‘‘don’t care’’
INTA
off
INTB
off16
HEADER is absent (Note 1) chip is enabled and
IRQ14 off
the setting of channel 01 IO base register setting is
IRQ15 off
‘‘don’t care’’
INTA
inversion of CH0
INT if CH0
INT is not
masked by the bit0 of register 43h
Otherwise it is at TRI-STATE
INTB
inversion of CH1
INT if CH1
INT is not
masked by the bit0 of register 47h
Otherwise it is at TRI-STATE
HEADER is present chip is enabled
IRQ14 same value of CH0
INT if CH0
INT is not
Channel 0 IO is set at ‘‘primary IDE port’’
masked by the bit0 of register 43h
Otherwise it is at TRI-STATE
HEADER is present chip is enabled
INTA
inversion of CH0
INT if CH0
INT is not
Channel 0 IO is set at ‘‘other IO port’’
masked by the bit0 of register 43h
Otherwise it is at TRI-STATE
IRQ14 off
HEADER is present chip is enabled
IRQ15 same value of CH1
INT if CH1
INT is not
Channel 1 IO is set at ‘‘secondary IDE port’’
masked by the bit0 of register 47h
Otherwise it is at TRI-STATE
HEADER is present chip is enabled
INTA
inversion of CH1
INT if CH1
INT is not
Channel 1 IO is set at ‘‘other IO port’’
masked by the bit0 of register 47h
Otherwise it is at TRI-STATE
IRQ15 TRI-STATE
HEADER is present chip is enabled
IRQ14 TRI-STATE
Channel 0 is not primary port and
IRQ15 TRI-STATE
Channel 1 is not secondary port
INTA
Inversion of ORed value of CH0
INT and
CH1
INT if none of the CH0
INT and CH1
INT is
masked by the bit0 of their respective registers
Otherwise it is at TRI-STATE
Note
INTB
is always at TRI-STATE when HEADER is present
Note 1
HEADER absent means Logic Low
11



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com