Electronic Components Datasheet Search
  English  ▼

X  

AD7985BCPZ Datasheet(PDF) 24 Page - Analog Devices

Part # AD7985BCPZ
Description  16-Bit, 2.5 MSPS, PulSAR 15.5 mW ADC in LFCSP
PDF  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD7985BCPZ Datasheet(HTML) 24 Page - Analog Devices

Back Button AD7985BCPZ Datasheet HTML 20Page - Analog Devices AD7985BCPZ Datasheet HTML 21Page - Analog Devices AD7985BCPZ Datasheet HTML 22Page - Analog Devices AD7985BCPZ Datasheet HTML 23Page - Analog Devices AD7985BCPZ Datasheet HTML 24Page - Analog Devices AD7985BCPZ Datasheet HTML 25Page - Analog Devices AD7985BCPZ Datasheet HTML 26Page - Analog Devices AD7985BCPZ Datasheet HTML 27Page - Analog Devices AD7985BCPZ Datasheet HTML 28Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 29 page
background image
Data Sheet
AD7985
Rev. C | Page 23 of 28
CHAIN MODE WITHOUT BUSY INDICATOR
This mode can daisy-chain multiple AD7985 devices on a 3-wire
serial interface. It is available only in normal conversion mode
(TURBO is low). This feature is useful for reducing component
count and wiring connections, for example, in isolated multi-
converter applications or for systems with a limited interfacing
capacity. Data readback is analogous to clocking a shift register.
A connection diagram example using two AD7985 devices is
shown in Figure 34, and the corresponding timing is given in
Figure 35.
When SDI and CNV are low, SDO is driven low. With SCK low,
a rising edge on CNV initiates a conversion, selects chain mode,
and disables the busy indicator. In this mode, CNV is held high
during the conversion phase and the subsequent data readback.
When the conversion is complete, the MSB is output onto SDO,
and the AD7985 enters the acquisition phase and powers down.
The remaining data bits stored in the internal shift register are
clocked by subsequent SCK falling edges. For each ADC, SDI
feeds the input of the internal shift register and is clocked by the
SCK falling edge. Each ADC in the chain outputs the data MSB
first, and 16 × N clocks are required to read back the N ADCs.
The data is valid on both SCK edges. Although the rising edge can
capture the data, a digital host using the SCK falling edge allows a
faster reading rate and consequently more AD7985 devices in
the chain, provided that the digital host has an acceptable hold
time. The maximum conversion rate may be reduced due to the
total readback time.
CONVERT
DATA IN
CLK
DIGITAL HOST
AD7985
SDI
SDO
CNV
B
SCK
AD7985
SDI
SDO
CNV
A
SCK
TURBO
TURBO
Figure 34. Chain Mode Without Busy Indicator Connection Diagram
TURBO = 0
SDOA = SDIB
DA15
DA14
DA13
SCK
12
3
30
31
32
tSSDISCK
tHSDISCK
tEN
CONVERSION
ACQUISITION
tCONV
tCYC
tACQ
ACQUISITION
CNV
DA1
14
15
tSCK
tSCKL
tSCKH
DA0
17
18
16
SDIA = 0
SDOB
DB15
DB14
DB13
DA1
DB1DB0DA15
DA14
tHSDO
tDSDO
tQUIET
tHSCKCNV
DA0
Figure 35. Chain Mode Without Busy Indicator Serial Interface Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com