Electronic Components Datasheet Search
  English  ▼

X  

WM8523 Datasheet(PDF) 29 Page - Cirrus Logic

Part # WM8523
Description  24-bit 192kHz Stereo DAC with 2Vrms Ground Referenced Line Output
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

WM8523 Datasheet(HTML) 29 Page - Cirrus Logic

Back Button WM8523 Datasheet HTML 25Page - Cirrus Logic WM8523 Datasheet HTML 26Page - Cirrus Logic WM8523 Datasheet HTML 27Page - Cirrus Logic WM8523 Datasheet HTML 28Page - Cirrus Logic WM8523 Datasheet HTML 29Page - Cirrus Logic WM8523 Datasheet HTML 30Page - Cirrus Logic WM8523 Datasheet HTML 31Page - Cirrus Logic WM8523 Datasheet HTML 32Page - Cirrus Logic WM8523 Datasheet HTML 33Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 46 page
background image
Production Data
WM8523
w
PD, Rev 4.2, August 2013
29
MUTE
A digital mute can be applied to left and right channels independently.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R5
DAC_CTRL3
05h
2
DACL_
MUTE
0
Left DAC Mute
0 = Normal operation
1 = Mute
R5
DAC_CTRL3
05h
3
DACR_
MUTE
0
Right DAC Mute
0 = Normal operation
1 = Mute
Table 18 DAC Mute Control
The DAC mute function in software mode is controlled by the register settings DAC_VOL_UP_RAMP,
DAC_VOL_DOWN_RAMP and DAC_ZCEN as described in Table 17.
DIGITAL MONOMIX CONTROL
The DAC can be set to output a range of mono and stereo options using DAC_OP_MUX[1:0].
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R4
AIF_CTRL2
04h
7:6
DAC_OP_
MUX[1:0]
00
DAC Digital Monomix
00 = Stereo (Normal Operation)
01 = Mono (Left data to DACR)
10 = Mono (Right data to DACL)
11 = Digital Monomix, (L+R)/2
Table 19 Digital Monomix Control
DE-EMPHASIS
A digital de-emphasis filter may be applied to the DAC output when the sampling frequency is 44.1kHz.
Operation at 48kHz and 32kHz is also possible, but with an increase in the error from the ideal response.
Details of the de-emphasis filter characteristic for 32kHz, 44.1kHz and 48kHz can be seen in Figure 31 to
Figure 36.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R3
AIF_CTRL1
03h
6
DAC
_DEEMP
0
DAC De-emphasis
0 = No de-emphasis
1 = Apply de-emphasis
Table 20 De-emphasis Control
ZERO DETECT
The infinite zero detect allows the user to select the number of zero samples received before the ZFLAG
pin is asserted high, as described in Table 21.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R8
ZERO_DETECT
08h
0
ZD_
COUNT
0
Zero Detect Count Control
0 = 1024
1 = 2048
Table 21 Zero Detect Control



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com