| Electronic Components Datasheet Search |
|
WM8234 Datasheet(PDF) 33 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
WM8234 Datasheet(HTML) 33 Page - Cirrus Logic |
|
33 / 144 page ![]() WM8234 Rev 4.6 33 SENSOR TIMING GENERATION The WM8234 provides two types of clock internally. C_CK* are high speed clocks, these clocks can set the clock phase by using fine pitch phase control. P_CK* are pixel rate signals which is selected by PO0 to PO7. The WM8234 has eleven sensor TG outputs pins. CLK1 is for clock type use only. CLK2, CLK3, CLK4, CLK5 and CLK6 are selectable high speed type signal or pulse type signal. CLK7, CLK8, CLK9, CLK10 and CLK11 are pulse type use only. CK1 CK2 CK3 CK4 CK5 CK6 C_CK1 C_CK2 C_CK3 C_CK4 C_CK5 C_CK6 CK7 CK9 CK8 CK10 CK11 P_CK2 P_CK3 P_CK4 P_CK5 P_CK6 P_CK7 P_CK8 P_CK9 P_CK10 P_CK11 delay delay delay delay delay delay delay delay delay delay OE OE OE OE OE OE OE OE OE OE OE PO0 PO1 PO3 PO4 PO5 PO6 PO7 PO2 MCLK (input) CK1,2,3,4,5,6 (Clock Output) tMCLKD CK_RISE[5:0] CK_FALL[5:0] VSMP (Internal) TGCK (Internal) Pixel Counter (Internal) 2*tPER/60 tPER CK2-11 (Pulse output) TCLKO_RISE[5:0] TGCO (Internal) Duty=50% Duty=50% DEL_PCK [1:0] VSMP_RISE[5:0] VSMP_FALL[5:0] Figure 18 TG Output Timing |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |