Electronic Components Datasheet Search
  English  ▼

X  

WM8805 Datasheet(PDF) 4 Page - Cirrus Logic

Part # WM8805
Description  8:1 Digital Interface Transceiver with PLL
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

WM8805 Datasheet(HTML) 4 Page - Cirrus Logic

  WM8805 Datasheet HTML 1Page - Cirrus Logic WM8805 Datasheet HTML 2Page - Cirrus Logic WM8805 Datasheet HTML 3Page - Cirrus Logic WM8805 Datasheet HTML 4Page - Cirrus Logic WM8805 Datasheet HTML 5Page - Cirrus Logic WM8805 Datasheet HTML 6Page - Cirrus Logic WM8805 Datasheet HTML 7Page - Cirrus Logic WM8805 Datasheet HTML 8Page - Cirrus Logic WM8805 Datasheet HTML 9Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 66 page
background image
WM8805
Production Data
w
PD, Rev 4.5, March 2009
4
PIN DESCRIPTION
PIN
NAME
Type
DESCRIPTION
1
DVDD
Supply
Digital core supply
2
RX1
Digital In
S/PDIF receive channel 1
3
RX0
Digital In
S/PDIF receive channel 0
4
SCLK
Digital In/Out
Control interface clock / TRANS_ERR flag in hardware control mode. See
note 2.
5
GPO0 / SWIFMODE
Digital In/Out
General purpose digital output or selected functionality at hardware reset.
See note 2.
6
GPO1
Digital Out
General purpose digital output
7
SDIN / HWMODE
Digital Input
Control interface data input and hardware/software mode select at hardware
reset. See note 2.
8
SDOUT / GPO7
Digital In/Out
Control interface data output / NON_AUDIO flag in hardware control mode /
GPO in 2-wire software control mode. See note 2.
9
CSB / GPO2
Digital In/Out
Chip select / UNLOCK flag in hardware control mode / GPO in 2-wire
software control mode. See note 2.
10
RESETB
Digital Input
System reset (active low)
11
PVDD
Supply
PLL core supply
12
PGND
Supply
PLL ground
13
CLKOUT
Digital Out
High drive clock output at 64fs, 128fs, 256fs and 512fs
14
XOP
Digital Output
Crystal output
15
XIN
Digital Input
Crystal input
16
DOUT
Digital Out
Audio interface data output
17
DIN
Digital In
Audio interface data input
18
BCLK
Digital In/Out
Audio interface bit clock
19
LRCLK
Digital In/Out
Audio interface left/right word clock
20
MCLK
Digital In/Out
Master clock input or output
21
TX0
Digital Out
S/PDIF transmit
22
RX7 / GPO6
Digital In/Out
S/PDIF receive channel 7 or general purpose digital output
23
RX6 / GPO5
Digital In/Out
S/PDIF receive channel 6 or general purpose digital output
24
RX5 / GPO4
Digital In/Out
S/PDIF receive channel 5 or general purpose digital output
25
RX4 / GPO3
Digital In/Out
S/PDIF receive channel 4 or general purpose digital output
26
RX3
Digital In
S/PDIF receive channel 3
27
RX2
Digital In
S/PDIF receive channel 2
28
DGND
Supply
Digital ground
Notes:
1.
Digital input pins have Schmitt trigger input buffers.
2.
Refer to Table 6 Device Configuration at Power up or Hardware Reset



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com