Electronic Components Datasheet Search
  English  ▼

X  

TMS320DM6431 Datasheet(PDF) 207 Page - Texas Instruments

Click here to check the latest version.
Part # TMS320DM6431
Description  Digital Media Processor
PDF  227 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TMS320DM6431 Datasheet(HTML) 207 Page - Texas Instruments

Back Button TMS320DM6431 Datasheet HTML 203Page - Texas Instruments TMS320DM6431 Datasheet HTML 204Page - Texas Instruments TMS320DM6431 Datasheet HTML 205Page - Texas Instruments TMS320DM6431 Datasheet HTML 206Page - Texas Instruments TMS320DM6431 Datasheet HTML 207Page - Texas Instruments TMS320DM6431 Datasheet HTML 208Page - Texas Instruments TMS320DM6431 Datasheet HTML 209Page - Texas Instruments TMS320DM6431 Datasheet HTML 210Page - Texas Instruments TMS320DM6431 Datasheet HTML 211Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 207 / 227 page
background image
6.16.2
EMAC Electrical Data/Timing
MRCLK
2
3
1
MTCLK
2
3
1
MRCLK (Input)
1
2
MRXD3−MRXD0,
MRXDV, MRXER (Inputs)
TMS320DM6431
Digital Media Processor
www.ti.com
SPRS342C – NOVEMBER 2006 – REVISED JUNE 2008
Table 6-67. Timing Requirements for MRCLK (see Figure 6-37)
-3/-3Q/-3S
NO.
10 Mbps
100 Mbps
UNIT
MIN
MAX
MIN
MAX
1
tc(MRCLK)
Cycle time, MRCLK
400
40
ns
2
tw(MRCLKH)
Pulse duration, MRCLK high
140
14
ns
3
tw(MRCLKL)
Pulse duration, MRCLK low
140
14
ns
Figure 6-37. MRCLK Timing (EMAC - Receive)
Table 6-68. Timing Requirements for MTCLK (see Figure 6-37)
-3/-3Q/-3S
NO.
10 Mbps
100 Mbps
UNIT
MIN
MAX
MIN
MAX
1
tc(MTCLK)
Cycle time, MTCLK
400
40
ns
2
tw(MTCLKH)
Pulse duration, MTCLK high
140
14
ns
3
tw(MTCLKL)
Pulse duration, MTCLK low
140
14
ns
Figure 6-38. MTCLK Timing (EMAC - Transmit)
Table 6-69. Timing Requirements for EMAC MII Receive 10/100 Mbit/s(1) (see Figure 6-39)
-3/-3Q/-3S
NO.
UNIT
MIN
MAX
1
tsu(MRXD-MRCLKH)
Setup time, receive selected signals valid before MRCLK high
8
ns
2
th(MRCLKH-MRXD)
Hold time, receive selected signals valid after MRCLK high
8
ns
(1)
Receive selected signals include: MRXD3-MRXD0, MRXDV, and MRXER.
Figure 6-39. EMAC Receive Interface Timing
Submit Documentation Feedback
Peripheral Information and Electrical Specifications
207



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com