| Electronic Components Datasheet Search |
|
TMS320DM6431 Datasheet(PDF) 32 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TMS320DM6431 Datasheet(HTML) 32 Page - Texas Instruments |
|
32 / 227 page ![]() TMS320DM6431 Digital Media Processor SPRS342C – NOVEMBER 2006 – REVISED JUNE 2008 www.ti.com Table 2-10. EMIFA Terminal Functions (EMIFA Pinout Mode 1, AEM[2:0] = 001) (continued) SIGNAL TYPE(1) OTHER(2)(3) DESCRIPTION ZWT ZDU NAME NO. NO. This pin is multiplexed between EMIFA (NAND) and GPIO. For EMIFA (NAND), this pin is Chip Select 3 output EM_CS3 for use with NAND flash. IPD EM_CS3/GP[13] C18 D22 I/O/Z DVDD33 Note: This pin features an internal pulldown (IPD). If this pin is connected and used as an EMIFA chip select signal, for proper device operation, an external pullup resistor must be used to ensure the EM_CSx function defaults to an inactive (high) state. This pin is multiplexed between EMIFA (NAND) and GPIO. For EMIFA (NAND), it is Chip Select 4 output EM_CS4 for use with NAND flash. IPD EM_CS4/GP[32] E19 H22 I/O/Z DVDD33 Note: This pin features an internal pulldown (IPD). If this pin is connected and used as an EMIFA chip select signal, for proper device operation, an external pullup resistor must be used to ensure the EM_CSx function defaults to an inactive (high) state. This pin is multiplexed between EMIFA (NAND) and GPIO. For EMIFA (NAND), it is Chip Select 5 output EM_CS5 for use with NAND flash. IPD EM_CS5/GP[33] F19 J22 I/O/Z DVDD33 Note: This pin features an internal pulldown (IPD). If this pin is connected and used as an EMIFA chip select signal, for proper device operation, an external pullup resistor must be used to ensure the EM_CSx function defaults to an inactive (high) state. IPD EM_D0/GP[14] D16 E21 I/O/Z DVDD33 IPD EM_D1/GP[15] D18 G20 I/O/Z DVDD33 IPD EM_D2/GP[16] D17 E22 I/O/Z DVDD33 IPD These pins are multiplexed between EMIFA (NAND) and GPIO. EM_D3/GP[17] E16 F20 I/O/Z DVDD33 For EMIFA (NAND) AEM[2:0] = 001, these are the 8-bit bi-directional IPD EM_D4/GP[18] E18 G21 I/O/Z data bus (EM_D[7:0]). DVDD33 IPD EM_D5/GP[19] E17 F22 I/O/Z DVDD33 IPD EM_D6/GP[20] F16 F21 I/O/Z DVDD33 IPD EM_D7/GP[21] F17 H20 I/O/Z DVDD33 32 Device Overview Submit Documentation Feedback |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |