TMS320DM6431 datasheet(143/227 Pages) TI1

143 / 227 page

6.5.4

CPU Local Reset

6.5.5

Peripheral Local Reset

6.5.6

Reset Priority

6.5.7

Reset Controller Register

6.5.8

Pin Behaviors at Reset

TMS320DM6431

Digital Media Processor

www.ti.com

SPRS342C – NOVEMBER 2006 – REVISED JUNE 2008

The C64x+ DSP CPU has an internal reset input that allows a host to control it. This reset is configured

through a register bit (MDCTL[39].LRST) in the Power Sleep Controller (PSC) module. When in C64x+

local reset, the slave DMA port on C64x+ will remain active and the internal memory will be accessible.

For procedures on asserting and de-asserting CPU local reset by the host, see the TMS320DM643x DMP

DSP Subsystem Reference Guide (literature number SPRU978).

For information on peripheral selection at the rising edge of POR or RESET, see Section 3, Device

Configurations of this data manual.

The user can configure the local reset and clock state of a peripheral through programming the PSC.

Table 6-4, DM6431 LPSC Assignments identifies the LPSC numbers and the peripherals capable of being

locally reset by the PSC. For more detailed information on the programming of these peripherals by the

PSC, see the TMS320DM643x DMP DSP Subsystem Reference Guide (literature number SPRU978).

If any of the above reset sources occur simultaneously, the PLLC only processes the highest priority reset

request. The reset request priorities are as follows (high to low):

• Power-on Reset

• Maximum Reset

• Warm Reset

• CPU Reset

The Reset Type Status (RSTYPE) register (01C4 00E4) is the only register for the reset controller. This

Controller Registers (including Reset Controller)). For more details on the RSTYPE register, see the

TMS320DM643x DMP DSP Subsystem Reference Guide (literature number SPRU978).

During normal operations, pins are controlled by the respective peripheral selected in the PINMUX0 or

PINMUX1 register. During device level global reset, the pin behaves as follows:

Multiplexed Boot and Configuration Pins

These pins are forced 3-stated when RESETOUT is asserted (low). This is to ensure the proper boot and

configuration values can be latched on these multiplexed pins. This is particularly useful in the case where

the boot and configuration values are driven by an external control device. After RESETOUT is

deasserted (high), these pins are controlled by their respective default peripheral.

• Boot and Configuration Pins Group: GP[28], GP[27], GP[26]/(FASTBOOT), GP[25]/(BOOTMODE3),

GP[24]/(BOOTMODE2), GP[23]/(BOOTMODE1), GP[22]/(BOOTMODE0),

EM_A[4]/GP[10]/(AEAW2/PLLMS2), EM_A[1]/(ALE)/GP[9]/(AEAW1/PLLMS1),

EM_A[2]/(CLE)/GP[8]/(AEAW0/PLLMS0), EM_A[0]/GP[7]/(AEM2), EM_BA[0]/GP[6]/(AEM1), and

EM_BA[1]/GP[5]/(AEM0).

For information on whether external pullup/pulldown resistors should be used on the boot and

configuration pins, see Section 3.9.1, Pullup/Pulldown Resistors.

Submit Documentation Feedback

Peripheral Information and Electrical Specifications

143

TMS320DM6431 Datasheet(PDF) 143 Page - Texas Instruments

TMS320DM6431 Datasheet(HTML) 143 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL