Electronic Components Datasheet Search
  English  ▼

X  

PI7C7300A Datasheet(PDF) 18 Page - Pericom Semiconductor Corporation

Part # PI7C7300A
Description  3-PORT PCI-to-PCI BRIDGE
PDF  109 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PERICOM [Pericom Semiconductor Corporation]
Direct Link  http://www.pericom.com
Logo PERICOM - Pericom Semiconductor Corporation

PI7C7300A Datasheet(HTML) 18 Page - Pericom Semiconductor Corporation

Back Button PI7C7300A Datasheet HTML 14Page - Pericom Semiconductor Corporation PI7C7300A Datasheet HTML 15Page - Pericom Semiconductor Corporation PI7C7300A Datasheet HTML 16Page - Pericom Semiconductor Corporation PI7C7300A Datasheet HTML 17Page - Pericom Semiconductor Corporation PI7C7300A Datasheet HTML 18Page - Pericom Semiconductor Corporation PI7C7300A Datasheet HTML 19Page - Pericom Semiconductor Corporation PI7C7300A Datasheet HTML 20Page - Pericom Semiconductor Corporation PI7C7300A Datasheet HTML 21Page - Pericom Semiconductor Corporation PI7C7300A Datasheet HTML 22Page - Pericom Semiconductor Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 109 page
background image
PI7C7300A
3-PORT PCI-TO-PCI BRIDGE
ADVANCE INFORMATION
Page 18 OF 109
09/25/03 Revision 1.09
Name
Pin #
Type
Description
ENUM#
R4
POD
Hot Swap Status Indicator. The output of ENUM#
indicates to the system that an insertion has occurred of
that an extraction is about to occur.
3.7
JTAG BOUNDARY SCAN SIGNALS
Name
Pin #
Type
Description
TCK
V2
PIU
Test Clock. Used to clock state information and data
into and out of the PI7C7300A during boundary scan.
TMS
W1
PIU
Test Mode Select. Used to control the state of the Test
Access Port controller.
TDO
V3
PTS
Test Data Output. When SCAN_EN is HIGH, it is
used (in conjunction with TCK) to shift data out of the
Test Access Port (TAP) in a serial bit stream.
TDI
W2
PIU
Test Data Input. When SCAN_EN is HIGH, it is used
(in conjunction with TCK) to shift data and instructions
into the Test Access Port (TAP) in a serial bit stream.
TRST#
U3
PIU
Test Reset. Active LOW signal to reset the Test
Access Port (TAP) controller into an initialized state.
3.8
POWER AND GROUND
Name
Pin #
Type
Description
VDD
B8, C14, D5, D11,
D15, E2, F18, J3,
L17, N2, P19,
U10, V1, V7, V15,
W20
3.3V Digital Power
VSS
A3, A5, A8, A10,
A15, A17, A20,
C2, D12, D18, E3,
G2, G17, H17, J2,
J9, J10, J11, J12,
K4, K9, K10, K11,
K12, K19, L9,
L10, L11, L12,
M9, M10, M11,
M12, M18, N1,
P18, R2, T18, U2,
U9, U14, U17,
V17, W11, Y6,
Y13
Digital Ground
AVCC
Y1
Analog 3.3V for PLL
AGND
U4
Analog Ground for PLL
3.9
PI7C7300A PBGA PIN LIST
Pin #
Name
Type
Pin #
Name
Type
A1
S2_CBE[2]
PB
A2
S2_TRDY#
PSTS
A3
VSS
-
A4
S2_CBE[1]
PB
A5
VSS
-
A6
S2_AD[10]
PB
A7
S2_CBE[0]
PB
A8
VSS
-
A9
S2_AD[2]
PB
A10
VSS
-
A11
S1_CLKOUT[7]
PTS
A12
S1_REQ#[6]
PIU
A13
S1_CLKOUT[5]
PTS
A14
S1_GNT#[4]
PO
A15
VSS
-
A16
S1_REQ#[2]
PIU



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com