Electronic Components Datasheet Search
  English  ▼

X  

AD7734 Datasheet(PDF) 5 Page - Analog Devices

Part # AD7734
Description  4-Channel, -10 V Input Range, High Throughput, 24-Bit sigma ADC
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD7734 Datasheet(HTML) 5 Page - Analog Devices

  AD7734 Datasheet HTML 1Page - Analog Devices AD7734 Datasheet HTML 2Page - Analog Devices AD7734 Datasheet HTML 3Page - Analog Devices AD7734 Datasheet HTML 4Page - Analog Devices AD7734 Datasheet HTML 5Page - Analog Devices AD7734 Datasheet HTML 6Page - Analog Devices AD7734 Datasheet HTML 7Page - Analog Devices AD7734 Datasheet HTML 8Page - Analog Devices AD7734 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 32 page
background image
AD7734
Rev. 0 | Page 5 of 32
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
Power Dissipation (Normal Mode) 13
85
100
mW
AVDD+DVDD Current (Standby Mode)14
100
µA
Power Dissipation (Standby Mode) 14
525
µW
1 Specifications are not production tested but guaranteed by design and/or characterization data at initial product release.
2 See Typi
.
cal Performance Characteristics
3 Specifications before calibration. Channel system calibration reduces these errors to the order of the noise.
4 Applies after the zero-scale and full-scale calibration. The negative full-scale error represents the remaining error after removing the offset and gain error.
5 ADC zero-scale self-calibration reduces this error to ±10 mV. Channel zero-scale system calibration reduces this error to the order of the noise.
6 For specified performance. The output data span corresponds to the specified nominal input voltage range. The ADC is functional outside the nominal input voltage
range, but the performance might degrade. Outside the nominal input voltage range, the OVR bit in the channel status register is set and the channel data register
value depends on the CLAMP bit in the mode register. See the register and circuit descriptions for more details.
7 The adjacent channels are not affected by AIN voltage up to ±16.5 V.
8 Pin impedance is from the pin to the internal node. In normal circuit configuration, the analog input total impedance is typically 108.5 kΩ + 15.5 kΩ = 124 kΩ.
9 For specified performance. Part is functional with lower VREF.
10 Dynamic current charging the sigma-delta modulator input switching capacitor.
11 Outside the specified calibration range, calibration is possible but the performance may degrade.
12 These logic output levels apply to the MCLK OUT output when it is loaded with a single CMOS load.
13 With external MCLK, MCLKOUT disabled (CLKDIS bit set in the
mode register).
14 External MCLKIN = 0 V or DVDD, digital inputs = 0 V or DVDD, P0 and P1 = 0 V or AVDD.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com